[go: up one dir, main page]

RU2220501C1 - Method for converting residual-class system code into voltage - Google Patents

Method for converting residual-class system code into voltage Download PDF

Info

Publication number
RU2220501C1
RU2220501C1 RU2002110179/09A RU2002110179A RU2220501C1 RU 2220501 C1 RU2220501 C1 RU 2220501C1 RU 2002110179/09 A RU2002110179/09 A RU 2002110179/09A RU 2002110179 A RU2002110179 A RU 2002110179A RU 2220501 C1 RU2220501 C1 RU 2220501C1
Authority
RU
Russia
Prior art keywords
voltage
harmonic
value
class system
data
Prior art date
Application number
RU2002110179/09A
Other languages
Russian (ru)
Other versions
RU2002110179A (en
Inventor
Л.А. Овчаренко
С.С. Чекалин
Д.С. Лопатин
Original Assignee
Воронежский государственный технический университет
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Воронежский государственный технический университет filed Critical Воронежский государственный технический университет
Priority to RU2002110179/09A priority Critical patent/RU2220501C1/en
Publication of RU2002110179A publication Critical patent/RU2002110179A/en
Application granted granted Critical
Publication of RU2220501C1 publication Critical patent/RU2220501C1/en

Links

Images

Landscapes

  • Measuring Frequencies, Analyzing Spectra (AREA)

Abstract

FIELD: automation and computer engineering. SUBSTANCE: proposed method that can be used in designing devices for converting digital code of number A of residual-class system into voltage in interface units of miscellaneous computing and data- measuring systems involves additional shaping of standard harmonic wave, generation of two harmonic waves u1(t) and u2(t), respectively, from standard wave by N phase shifts through
Figure 00000007
or phase shift through
Figure 00000008
, and calculation of product integral of these waves:
Figure 00000009
, where Ti is integration interval; value of ui at
Figure 00000010
(where T is harmonic wave period;

Description

Текст описания в факсимильном виде (см. графическую часть). Description text in facsimile form (see graphic part).

Claims (1)

Способ преобразования кода системы остаточных классов (СОК) в напряжение, включающий вычисление по модулям mi (mi - основания СОК;
Figure 00000020
произведений разрядов αi
Figure 00000021
кода числа А в СОК (А=(α1, α2... αN)) на веса ортогональных базисов μi этих разрядов - βi=(αiμi)mod mi, отличающийся тем, что дополнительно формируют опорное гармоническое колебание uo(t)=Ucos(ω·t) (U и ω - соответственно амплитуда и частота гармонического колебания; t - время), получают из опорного колебания uo(t) два гармонических колебания u1(t) и u2(t), соответственно, путем N сдвигов фазы на
Figure 00000022
Figure 00000023
и сдвига фазы на
Figure 00000024
, и определяют интеграл произведения этих колебаний:A method for converting a code of a system of residual classes (RNS) into a voltage, including calculation by modules m i (m i - foundations of RNS;
Figure 00000020
products of discharges α i
Figure 00000021
the code of the number A in the RNS (A = (α 1 , α 2 ... α N )) for the weights of the orthogonal bases μ i of these bits - β i = (α i μ i ) mod m i , characterized in that they additionally form a reference harmonic oscillation u o (t) = Ucos (ω · t) (U and ω are the amplitude and frequency of harmonic oscillation, t is time, respectively); two harmonic oscillations u 1 (t) and u are obtained from the reference oscillation u o (t) 2 (t), respectively, by N phase shifts by
Figure 00000022
Figure 00000023
and phase shift by
Figure 00000024
, and determine the integral of the product of these oscillations:
Figure 00000025
(Тu - интервал интегрирования), причем значение uu при
Figure 00000026
, Tu>(2...3)T и 0≤А<<М (T - период гармонического колебания;
Figure 00000027
равно величине числа А.
Figure 00000025
(T u is the integration interval), and the value u u for
Figure 00000026
, T u > (2 ... 3) T and 0≤А << M (T - period of harmonic oscillation;
Figure 00000027
equal to the value of A.
RU2002110179/09A 2002-04-17 2002-04-17 Method for converting residual-class system code into voltage RU2220501C1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
RU2002110179/09A RU2220501C1 (en) 2002-04-17 2002-04-17 Method for converting residual-class system code into voltage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
RU2002110179/09A RU2220501C1 (en) 2002-04-17 2002-04-17 Method for converting residual-class system code into voltage

Publications (2)

Publication Number Publication Date
RU2002110179A RU2002110179A (en) 2003-11-10
RU2220501C1 true RU2220501C1 (en) 2003-12-27

Family

ID=32066303

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2002110179/09A RU2220501C1 (en) 2002-04-17 2002-04-17 Method for converting residual-class system code into voltage

Country Status (1)

Country Link
RU (1) RU2220501C1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2289881C1 (en) * 2005-07-19 2006-12-20 Государственное образовательное учреждение высшего профессионального образования Военный институт радиоэлектроники Method for converting residue classes system into voltage
RU2290754C1 (en) * 2005-07-11 2006-12-27 Государственное образовательное учреждение высшего профессионального образования Военный институт радиоэлектроники Method for transforming code of system of remainder classes to voltage
RU2744337C1 (en) * 2020-08-05 2021-03-05 Федеральное государственное казенное военное образовательное учреждение высшего образования "Военный учебно-научный центр Военно-воздушных сил "Военно-воздушная академия имени профессора Н.Е. Жуковского и Ю.А. Гагарина" (г. Воронеж) Министерства обороны Российской Федерации Digital-to-analog converter in a residual class system

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1439574A1 (en) * 1986-09-04 1988-11-23 Предприятие П/Я В-2942 Number comparator
EP0308963A2 (en) * 1987-09-25 1989-03-29 Kabushiki Kaisha Toshiba Remainder computing system and method
US4963869A (en) * 1989-09-29 1990-10-16 The Boeing Company Parallel residue to mixed base converter
RU2018935C1 (en) * 1991-07-08 1994-08-30 Краснобаев Виктор Анатольевич Device for modulo addition and subtraction
RU2143723C1 (en) * 1998-07-29 1999-12-27 Воронежский государственный университет Device for modulo multiplication of numbers
RU2156998C1 (en) * 1999-02-02 2000-09-27 Воронежский государственный технический университет Device for modulo addition and subtraction of integers

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1439574A1 (en) * 1986-09-04 1988-11-23 Предприятие П/Я В-2942 Number comparator
EP0308963A2 (en) * 1987-09-25 1989-03-29 Kabushiki Kaisha Toshiba Remainder computing system and method
US4963869A (en) * 1989-09-29 1990-10-16 The Boeing Company Parallel residue to mixed base converter
RU2018935C1 (en) * 1991-07-08 1994-08-30 Краснобаев Виктор Анатольевич Device for modulo addition and subtraction
RU2143723C1 (en) * 1998-07-29 1999-12-27 Воронежский государственный университет Device for modulo multiplication of numbers
RU2156998C1 (en) * 1999-02-02 2000-09-27 Воронежский государственный технический университет Device for modulo addition and subtraction of integers

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2290754C1 (en) * 2005-07-11 2006-12-27 Государственное образовательное учреждение высшего профессионального образования Военный институт радиоэлектроники Method for transforming code of system of remainder classes to voltage
RU2289881C1 (en) * 2005-07-19 2006-12-20 Государственное образовательное учреждение высшего профессионального образования Военный институт радиоэлектроники Method for converting residue classes system into voltage
RU2744337C1 (en) * 2020-08-05 2021-03-05 Федеральное государственное казенное военное образовательное учреждение высшего образования "Военный учебно-научный центр Военно-воздушных сил "Военно-воздушная академия имени профессора Н.Е. Жуковского и Ю.А. Гагарина" (г. Воронеж) Министерства обороны Российской Федерации Digital-to-analog converter in a residual class system

Similar Documents

Publication Publication Date Title
RU2220501C1 (en) Method for converting residual-class system code into voltage
CA2249810A1 (en) Pseudo-random number generating method and apparatus therefor
JPS62183611A (en) Digital sinewave generator
US6750798B2 (en) Apparatus for processing knock sensor signal
KR960036465A (en) 4-phase phase modulator
Tsujikawa et al. Identification and elimination of second-order nonlinear distortion of loudspeaker systems using Volterra filter
Deryabin et al. High performance parallel computing in residue number system
Yagasaki Bifurcations and chaos in a quasi-periodically forced beam: theory, simulation and experiment
CN1774867A (en) Pulse Modulators and Pulse Modulation Methods
CN101854172B (en) Numerical control oscillator parallel design method based on two-dimensional sine table
CN101699463A (en) Multi-scale surface acoustic wave type wavelet transform and inverse wavelet transform processor
CN109031405B (en) Seismic source driving device and seismic wave generating equipment
RU2003137044A (en) METHOD FOR CONVERTING THE RESIDUAL CLASS SYSTEM CODE TO VOLTAGE
RU2002110179A (en) Method for converting system code of residual classes into voltage
Ashrafi et al. A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation
RU2239281C2 (en) Digital harmonic-wave synthesizer
Brachtendorf et al. Multi-rate PDE methods for high Q oscillators
JP4696920B2 (en) DDS signal generator
KR960008791A (en) Digital data sampling phase conversion circuit and conversion method
RU2220441C1 (en) Device for modulo p addition of n numbers
Sankhe et al. Implementation of harmonic oscillator using xilinx system generator
Prasad et al. Pipelined and Wave Pipelined Approach Based Comparative Analysis for 16x16 Vedic Multiplier
Chang Generation of 5-level maximal-length sequences
JPH0235806A (en) Digital signal generator
Shen et al. Use of chaos to generate broadband signals

Legal Events

Date Code Title Description
MM4A The patent is invalid due to non-payment of fees

Effective date: 20040418