[go: up one dir, main page]

PL359838A1 - Sposób wytwarzania nano-ścieżek - Google Patents

Sposób wytwarzania nano-ścieżek

Info

Publication number
PL359838A1
PL359838A1 PL03359838A PL35983803A PL359838A1 PL 359838 A1 PL359838 A1 PL 359838A1 PL 03359838 A PL03359838 A PL 03359838A PL 35983803 A PL35983803 A PL 35983803A PL 359838 A1 PL359838 A1 PL 359838A1
Authority
PL
Poland
Prior art keywords
pathes
producing nano
nano
producing
Prior art date
Application number
PL03359838A
Other languages
English (en)
Other versions
PL204687B1 (pl
Inventor
Piotr Grabiec
Michał Zaborowski
Krzysztof Domański
Iwajło Rangełow
Original Assignee
Instytut Technologii Elektronowej
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Instytut Technologii Elektronowej filed Critical Instytut Technologii Elektronowej
Priority to PL359838A priority Critical patent/PL204687B1/pl
Priority to EP04460012A priority patent/EP1473760A3/en
Publication of PL359838A1 publication Critical patent/PL359838A1/pl
Publication of PL204687B1 publication Critical patent/PL204687B1/pl

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3088—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Formation Of Insulating Films (AREA)
PL359838A 2003-04-24 2003-04-24 Sposób wytwarzania nano-ścieżek PL204687B1 (pl)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PL359838A PL204687B1 (pl) 2003-04-24 2003-04-24 Sposób wytwarzania nano-ścieżek
EP04460012A EP1473760A3 (en) 2003-04-24 2004-04-23 Technique for nano-lines fabrication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PL359838A PL204687B1 (pl) 2003-04-24 2003-04-24 Sposób wytwarzania nano-ścieżek

Publications (2)

Publication Number Publication Date
PL359838A1 true PL359838A1 (pl) 2004-11-02
PL204687B1 PL204687B1 (pl) 2010-02-26

Family

ID=32986094

Family Applications (1)

Application Number Title Priority Date Filing Date
PL359838A PL204687B1 (pl) 2003-04-24 2003-04-24 Sposób wytwarzania nano-ścieżek

Country Status (2)

Country Link
EP (1) EP1473760A3 (pl)
PL (1) PL204687B1 (pl)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1527894A (en) * 1975-10-15 1978-10-11 Mullard Ltd Methods of manufacturing electronic devices
NL188432C (nl) * 1980-12-26 1992-06-16 Nippon Telegraph & Telephone Werkwijze voor het vervaardigen van een mosfet.
JP3462485B2 (ja) * 2001-07-19 2003-11-05 株式会社半導体先端テクノロジーズ 微細レジストパターンの形成方法

Also Published As

Publication number Publication date
EP1473760A2 (en) 2004-11-03
EP1473760A3 (en) 2006-03-29
PL204687B1 (pl) 2010-02-26

Similar Documents

Publication Publication Date Title
PL1611184T3 (pl) Sposób wytwarzania poliamidów
IL180247A0 (en) Method for producing 4-
GB0329310D0 (en) Method
PL1697390T3 (pl) Sposób wytwarzania organoacylofosforynów
GB0327726D0 (en) Method
EP1675596A4 (en) METHOD
TWI348457B (en) Method for producing 帢-alumina particulate
EP1688422A4 (en) PROCESS FOR PREPARING AN ORGANOSILANE
IL177233A0 (en) Method for producing polyisobutenylphenols
EP1732394A4 (en) DEHYDRATION-GRIDING PROCESS
GB0301117D0 (en) Method
EP1612213A4 (en) PROCESS FOR PREPARING 2-DESOXY-2-FLUORURIDINE
PL1831223T3 (pl) Sposób wytwarzania L-biopteryny
PL1651784T3 (pl) Sposób wytwarzania koncentratów
EP1556396A4 (en) METHOD OF PRODUCING 2-DESOXY-L-RIBOSE
IL175238A0 (en) Method for producing 4-pentafluoride-sulfanyl-benzoylguanidines
EP1658375A4 (en) PROCESS FOR THE PREPARATION OF DIPEPTIDES
GB0324465D0 (en) Method
HU0301605D0 (en) Method for producing hihg-purity citalopram
AM1402A2 (en) Hardtack preparing method
GB0304632D0 (en) Method
EP1612264A4 (en) ORGAN MOLDING
HU0300941D0 (en) Method for producing dialkyl-3-oxo-glutarates
SI1685097T1 (sl) Postopek za pripravo 4-pentafluorid-sulfanil-benzoilgvanidinov
PL359838A1 (pl) Sposób wytwarzania nano-ścieżek