[go: up one dir, main page]

KR20120078181A - Electroless ni/pd/au plated structure - Google Patents

Electroless ni/pd/au plated structure Download PDF

Info

Publication number
KR20120078181A
KR20120078181A KR1020100140398A KR20100140398A KR20120078181A KR 20120078181 A KR20120078181 A KR 20120078181A KR 1020100140398 A KR1020100140398 A KR 1020100140398A KR 20100140398 A KR20100140398 A KR 20100140398A KR 20120078181 A KR20120078181 A KR 20120078181A
Authority
KR
South Korea
Prior art keywords
electroless
film
plated
palladium
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020100140398A
Other languages
Korean (ko)
Inventor
이동준
테루아키 시모지
김치성
전동주
조성민
방정윤
김정석
Original Assignee
삼성전기주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전기주식회사 filed Critical 삼성전기주식회사
Priority to KR1020100140398A priority Critical patent/KR20120078181A/en
Publication of KR20120078181A publication Critical patent/KR20120078181A/en
Ceased legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1646Characteristics of the product obtained
    • C23C18/165Multilayered product
    • C23C18/1651Two or more layers only obtained by electroless plating
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/31Coating with metals
    • C23C18/32Coating with nickel, cobalt or mixtures thereof with phosphorus or boron
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/31Coating with metals
    • C23C18/42Coating with noble metals

Landscapes

  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemically Coating (AREA)

Abstract

본 발명은 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 무전해 Ni/Pd/Au 도금 구조체에 관한 것이다. 본 발명의 실시예에 따른 도금 구조체는, 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 도금 구조체에 있어서, 상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 할 수 있다.The present invention relates to an electroless Ni / Pd / Au plated structure in which an electroless nickel (Ni) plated film, an electroless palladium (Pd) plated film, and an electroless gold (Au) plated film are formed on a connection terminal. In the plating structure according to the embodiment of the present invention, in the plating structure in which an electroless nickel (Ni) plating film, an electroless palladium (Pd) plating film, and an electroless gold (Au) plating film are formed on a connection terminal, The nickel, palladium, and gold plated films may each have a thickness of 0.01 μm or more and 0.1 μm or less, and the electroless nickel plated film and the palladium plated film may contain 5 wt% or less of phosphorus (P). .

Description

무전해 Ni/Pd/Au 도금 구조체 {Electroless Ni/Pd/Au plated structure}Electroless Ni / Pd / Au plated structure {Electroless Ni / Pd / Au plated structure}

본 발명은 무전해 Ni/Pd/Au 도금 구조체에 관한 것으로, 보다 상세하게는 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 무전해 Ni/Pd/Au 도금 구조체에 관한 것이다. The present invention relates to an electroless Ni / Pd / Au plated structure, and more particularly, to an electroless nickel (Ni) plated film, an electroless palladium (Pd) plated film, and an electroless gold (Au) plated on a connection terminal. It relates to an electroless Ni / Pd / Au plated structure in which a film is formed.

전자부품의 고밀도화에 따라 회로기판 표면처리에 관한 기술이 다양해지고 있다. 특히, 기존부터 사용되고 있는 무전해 Ni/Au(이하 ENIG 라 함)와 최근 주목 받고 있는 무전해 Ni/Pd/Au(이하 ENEPIG 라 함)는 양호한 솔더 접속 신뢰성 및 와이어 본딩 신뢰성을 가지고 있어, 패키지 기판뿐 아니라, 다양한 분야에서 사용되고 있다. 그러나, 상기와 같은 전자부품의 고밀도화를 위해 배선이 미세화됨에 따라 종래 회로기판 표면처리 기술의 문제점들이 나타나기 시작하였다.BACKGROUND With the increasing density of electronic components, technologies related to surface treatment of circuit boards have been diversified. In particular, the conventional electroless Ni / Au (hereinafter referred to as ENIG) and the electroless Ni / Pd / Au (hereinafter referred to as ENEPIG), which are recently attracting attention, have good solder connection reliability and wire bonding reliability. In addition, it is used in various fields. However, as the wiring becomes finer for higher density of the electronic components, problems of the conventional circuit board surface treatment technology have started to appear.

상기 문제점들 중 하나는 미세 패턴화에 의해 스페이스 확보가 어려워졌다는 점이다. 일반적인 ENIG로 성막되는 막 두께는 3~7㎛ 인데, 그 중에서 가장 두꺼운 두께를 필요로 하는 것이 무전해 Ni이다. 이는 무전해 Ni의 역할이 배리어 층으로서 하지 동(copper)의 확산을 억제하는 것이 목적이기 때문에 결함이 없는 피막성능이 요구되기 때문이다. 또한, ENEPIG는 Pd이 배리어 층으로서 존재하기 때문에, ENIG에 비해 Ni의 막 두께를 얇게 하는 것이 가능하지만, 관례에 따라 ENIG와 동등한 막 두께를 요구 받을 때가 있다. 그러나, 이러한 막 두께로는 차세대 기술의 목표인 패턴 간 스페이스를 10㎛ 이하로 하는 것에 대응할 수 없다. One of the problems is that it is difficult to secure space by fine patterning. Generally, the film thickness of ENIG is 3 ~ 7㎛. Among them, the thickest thickness is electroless Ni. This is because defect-free film performance is required because the role of electroless Ni is to suppress diffusion of underlying copper as a barrier layer. In addition, since ENEPIG exists in Pd as a barrier layer, it is possible to make the thickness of Ni thinner than that of ENIG. However, in some cases, a film thickness equivalent to ENIG is required in some cases. However, such a film thickness cannot cope with setting the inter-pattern space to 10 µm or less, which is the goal of the next generation technology.

이러한 미세 패턴에 대응하기 위해, 도금 구조체는 ENIG에서 ENEPIG로 변하고 있는 실정이다. 예를 들면, JP 3596335에서는, 무전해 Ni 막 두께를 1㎛ 이상으로 하고, 무전해 Pd을 0.1㎛ 이상, 치환 및 자기촉매형 금을 0.04㎛ 이상으로 하고 있다. 또한, JP A2008291348에서는 무전해 Ni의 막 두께를 0.1㎛ 이상, 무전해 Pd을 0.3㎛ 이상, 치환 및 자기촉매형 금을 0.005㎛ 이상으로 하고 있다. 한편, 모두 ENEPIG에 대한 특허문헌이긴 하지만, Ni 피막 안에 포함된 인에 대해 규정되어 있지 않다. 피막 중의 인 농도는 중요해서, 특히 솔더 접합 시, 인의 농도가 높으면, 솔더와 하지 피막계면에 인을 많이 포함하는 층(P rich 층)을 형성하여, 솔더링 후의 신뢰성이 저하된다. 이는 Pd 에서도 마찬가지이며, 피막 중의 솔더 접속 신뢰성(solder joint reliability)이 저하될 것이다.In order to cope with such a fine pattern, the plating structure is changing from ENIG to ENEPIG. For example, in JP 3596335, the thickness of the electroless Ni film is 1 µm or more, the electroless Pd is 0.1 µm or more, and the substituted and self-catalyst gold is 0.04 µm or more. In addition, in JP A2008291348, the thickness of the electroless Ni is 0.1 µm or more, the electroless Pd is 0.3 µm or more, and the substituted and self-catalytic gold is 0.005 µm or more. On the other hand, although all are patent documents for ENEPIG, it is not prescribed about phosphorus contained in Ni film. Phosphorus concentration in the coating is important. Especially, in the case of solder bonding, if the phosphorus concentration is high, a layer containing a large amount of phosphorus (P rich layer) is formed on the solder and the underlying film interface, and the reliability after soldering is lowered. The same is true for Pd, and solder joint reliability in the coating will be lowered.

또한, 종래기술에 따르면 솔더와 Ni 접합은 ENIG에서 문제점이 존재하였다. 이는 Ni 피막의 내식성이 나쁘기 때문에, emmersion gold 등에서 Ni 피막이 부식되어, 솔더 접속 신뢰성이 저하되는, 이른바 블랙패드(black pad)가 발생한다. 일반적으로 솔더 접속 신뢰성은 동(copper)과의 직접 접합의 경우에 우수하다. 그러나, Ni 막 두께가 0.1㎛ 이상인 경우는 반드시 동(copper) 위에 Ni이 잔존하여 니켈-솔더 접속이 된다는 문제가 있었다.In addition, according to the prior art, solder and Ni junctions had problems in ENIG. This is because the corrosion resistance of the Ni film is poor, so-called black pads are generated in which the Ni film is corroded in emmersion gold or the like and the solder connection reliability is lowered. In general, solder connection reliability is good for direct bonding with copper. However, in the case where the Ni film thickness is 0.1 µm or more, there is a problem in that Ni remains on copper and becomes a nickel-solder connection.

상술한 문제점을 해결하기 위해 본 발명의 실시예들은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하인 무전해 니켈, 팔라듐, 및 금 도금피막이 형성되고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 무전해 Ni/Pd/Au 도금 구조체를 제공하고자 한다.In order to solve the above problems, the embodiments of the present invention are each formed with an electroless nickel, palladium, and gold plated film having a thickness of 0.01 μm or more and 0.1 μm or less, respectively, and 5 wt% or less in the electroless nickel plated film and the palladium plated film. An electroless Ni / Pd / Au plated structure containing phosphorus (P) is provided.

본 발명의 일 측면에 따르면, 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 도금 구조체에 있어서, 상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체가 제공될 수 있다.According to an aspect of the present invention, in the plating structure in which an electroless nickel (Ni) plating film, an electroless palladium (Pd) plating film, and an electroless gold (Au) plating film are formed on a connection terminal, the electroless nickel, The palladium and gold plating films each have a thickness of 0.01 μm or more and 0.1 μm or less, and the electroless nickel plated film and the palladium plated film each contain 5 wt% or less of phosphorus (P). / Au plated structures may be provided.

또한, 상기 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유될 수 있다.In addition, the electroless nickel plating film may contain 3 wt% or less of phosphorus (P).

또한, 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유될 수 있다.In addition, the electroless palladium plating film may contain 1 wt% or less of phosphorus (P).

또한, 상기 무전해 금 도금피막은 치환/환원 타입으로 형성될 수 있다.In addition, the electroless gold plating film may be formed of a substitution / reduction type.

본 발명의 다른 측면에 의하면, 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막을 순차적으로 형성하는 단계를 포함하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법 방법에 있어서, 상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법이 제공될 수 있다.According to another aspect of the invention, the electroless nickel (Ni) plating film, the electroless palladium (Pd) plating film, and an electroless gold (Au) plating film comprising the steps of sequentially forming on the connection terminal In the method of manufacturing a Ni / Pd / Au plated structure, the electroless nickel, palladium, and gold plated coatings each have a thickness of 0.01 μm or more and 0.1 μm or less, and each 5wt% in the electroless nickel plated film and the palladium plated film. A method for producing an electroless Ni / Pd / Au plated structure, which contains less than or equal to phosphorus (P) may be provided.

또한, 상기 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유될 수 있다.In addition, the electroless nickel plating film may contain 3 wt% or less of phosphorus (P).

또한, 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유될 수 있다.In addition, the electroless palladium plating film may contain 1 wt% or less of phosphorus (P).

또한, 상기 무전해 금 도금피막은 치환/환원 타입으로 형성될 수 있다.In addition, the electroless gold plating film may be formed of a substitution / reduction type.

본 발명의 실시예들은 무전해 니켈 도금피막의 두께를 0.01㎛ 이상 0.1㎛ 이하로 하고, 무전해 니켈 도금피막 및 팔라듐 도금피막 내의 인의 함량 조절을 통해 기존보다 솔더 접속 신뢰성이 향상된 무전해 Ni/Pd/Au 도금 구조체를 제공할 수 있다.Embodiments of the present invention, the thickness of the electroless nickel plated coating to 0.01㎛ more than 0.1㎛, electroless Ni / Pd improved solder connection reliability than conventional by controlling the content of phosphorus in the electroless nickel plated film and palladium plated film / Au plating structure can be provided.

도 1은, 실시예 1에서 제조된 기판 솔더볼 접속용 단자에 납 프리 솔더볼을 접속한 구조의 단면 사진이다.
도 2는, 비교예 3에서 제조된 기판 솔더볼 접속용 단자에 납 프리 솔더볼을 접속한 구조의 단면 사진이다.
1 is a cross-sectional photograph of a structure in which a lead-free solder ball is connected to a terminal for connecting a substrate solder ball manufactured in Example 1. FIG.
FIG. 2 is a cross-sectional photograph of a structure in which lead-free solder balls are connected to a terminal for connecting a substrate solder ball manufactured in Comparative Example 3. FIG.

본 발명은 다양한 변환을 가할 수 있고 여러 가지 실시예를 가질 수 있는 바, 특정 실시예들을 도면에 예시하고 상세한 설명에 상세하게 설명하고자 한다. 그러나, 이는 본 발명을 특정한 실시 형태에 대해 한정하려는 것이 아니며, 본 발명의 사상 및 기술 범위에 포함되는 모든 변환, 균등물 내지 대체물을 포함하는 것으로 이해되어야 한다.BRIEF DESCRIPTION OF THE DRAWINGS The present invention is capable of various modifications and various embodiments, and specific embodiments are illustrated in the drawings and described in detail in the detailed description. It is to be understood, however, that the invention is not to be limited to the specific embodiments, but includes all modifications, equivalents, and alternatives falling within the spirit and scope of the invention.

본 발명은 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 무전해 Ni/Pd/Au 도금 구조체에 관한 것이다.The present invention relates to an electroless Ni / Pd / Au plated structure in which an electroless nickel (Ni) plated film, an electroless palladium (Pd) plated film, and an electroless gold (Au) plated film are formed on a connection terminal.

본 발명의 일 측면에 따르면, 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 도금 구조체에 있어서, 상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체가 제공될 수 있다.According to an aspect of the present invention, in the plating structure in which an electroless nickel (Ni) plating film, an electroless palladium (Pd) plating film, and an electroless gold (Au) plating film are formed on a connection terminal, the electroless nickel, The palladium and gold plating films each have a thickness of 0.01 μm or more and 0.1 μm or less, and the electroless nickel plated film and the palladium plated film each contain 5 wt% or less of phosphorus (P). / Au plated structures may be provided.

본 발명의 일 실시예에 따른 상기 무전해 니켈(Ni) 도금피막 및 팔라듐 도금피막 내에 포함된 인이 5wt% 이하일 수 있고, 또한 상기 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유될 수 있다. Phosphorus contained in the electroless nickel (Ni) plating film and palladium plating film according to an embodiment of the present invention may be 5wt% or less, and in the electroless nickel plating film, phosphorus (P) of 3wt% or less is It may be contained.

일반적으로 차아인산염(hypophosphite)을 사용한 무전해 Ni 도금액은 석출 피막 내에 인을 포함한다. Ni 피막 안의 인 농도가 높아지면, 결정상태인 Ni에 비해 솔더 안으로의 확산속도가 저하된다. 이 때문에, 솔더링 시에, 동(Copper)-솔더(solder) 간에 니켈이 잔존하게 되어, 블랙 패드 현상 때문에 솔더 접속 신뢰성이 저하되는 것이다. 본 발명의 무전해 니켈(Ni) 도금피막은 상기와 같은 범위의 인을 포함함으로써 상기 문제점이 해결될 수 있다.In general, the electroless Ni plating solution using hypophosphite contains phosphorus in the precipitation film. When the phosphorus concentration in the Ni film is increased, the diffusion rate into the solder is lower than in the crystalline state of Ni. For this reason, during soldering, nickel remains between copper and solder ,, and solder connection reliability is lowered due to black pad phenomenon. The electroless nickel (Ni) plating film of the present invention can be solved by including the phosphorus in the above range.

또한, 상기 무전해 니켈(Ni) 도금피막의 두께는 0.01㎛ 이상 0.1㎛ 이하일 수 있다. 피막 두께가 0.1㎛ 초과인 경우는, Ni의 솔더로의 확산이 완전하게 이루어지지 않고, Ni 잔사가 남아, 솔더 접속 신뢰성이 저하되는 문제점이 있기 때문이다. 한편, 피막 두께 저하에 따라 하지 동(copper)의 확산이 우려되나 인 함유율이 낮기 때문에 결정이 치밀해져 있어 두께가 0.1㎛ 이하라도 충분한 배리어 능력을 얻을 수 있다. In addition, the thickness of the electroless nickel (Ni) plating film may be 0.01㎛ more than 0.1㎛. This is because when the film thickness is more than 0.1 µm, Ni is not completely diffused into the solder, and there is a problem that the Ni residue remains and the solder connection reliability is lowered. On the other hand, as the thickness of the film decreases, the diffusion of the underlying copper may be concerned, but the phosphorus content is low, so that the crystal is dense and sufficient barrier capability can be obtained even if the thickness is 0.1 m or less.

본 발명의 일 실시예에 따른 상기 무전해 니켈(Ni) 도금피막 및 팔라듐(Pd) 도금피막 내에 포함된 인이 5wt% 이하일 수 있고, 또한 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유될 수 있다.Phosphorus contained in the electroless nickel (Ni) plating film and the palladium (Pd) plating film according to an embodiment of the present invention may be 5wt% or less, and in the electroless palladium plating film, phosphorus (1wt% or less) P) may be contained.

상기 무전해 팔라듐 도금피막도 니켈과 마찬가지로 피막 안에 포함된 인 함량이 낮은 것이 바람직하고, 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유될 수 있다. 이는 1wt% 초과의 인(P)이 함유될 경우에는, 니켈과 마찬가지로 인 잔존에 의해 P 리치(rich)층 형성을 억제하기 때문이다. Like the nickel, the electroless palladium plating film is preferably low in phosphorus content contained in the film, and the electroless palladium plating film may contain 1 wt% or less of phosphorus (P). This is because when phosphorus (P) of more than 1wt% is contained, the formation of P rich layer is suppressed by phosphorus remaining like nickel.

또한, 상기 무전해 팔라듐(Pd) 도금피막의 두께는 0.01㎛ 이상 0.1㎛ 이하일 수 있다. 피막 두께가 0.1㎛ 초과인 경우는, Pd 피막이 Ni의 확산을 저해하기 때문에, Ni의 솔더로의 확산이 완전하게 이루어지지 않고, Ni 잔사가 남아 솔더 접속 신뢰성이 저하되는 문제점이 있기 때문이다.In addition, the thickness of the electroless palladium (Pd) plating film may be 0.01㎛ 0.1㎛. When the film thickness is more than 0.1 µm, since the Pd film inhibits the diffusion of Ni, the diffusion of Ni into the solder is not completely performed, and there is a problem that the Ni residue remains and the solder connection reliability is lowered.

또한, 본 발명의 일 실시예에 의하면 상기 무전해 금 도금피막은 치환/환원 타입으로 형성될 수 있다. 이는 상기 무전해 금 도금피막이 일반적 치환 타입으로 형성되는 경우에는 치밀하게 형성된 무전해 Ni 피막, 무전해 Pd 피막에 부식공을 형성하여 동(copper) 확산방지 능력을 저하시키게 되는 문제점이 있기 때문이다. 즉, 치환/환원 타입으로 형성하는 경우, 반응초기의 극순간이 치환반응이어서 바로 치환반응으로 이행되기 때문에, Ni 피막과 Pd 피막에 대한 공격이 없어 결과적으로 치밀한 구조체를 얻을 수 있다는 장점이 있다.In addition, according to an embodiment of the present invention, the electroless gold plating film may be formed in a substitution / reduction type. This is because, when the electroless gold plating film is formed in a general substitution type, corrosion holes are formed in the dense electroless Ni film and the electroless Pd film, thereby deteriorating copper diffusion preventing ability. That is, in the case of forming the substitution / reduction type, since the initial moment of the reaction is a substitution reaction and immediately proceeds to the substitution reaction, there is no attack on the Ni film and the Pd film, and as a result, a compact structure can be obtained.

또한, 상기 무전해 금 도금피막의 두께는 0.01㎛ 이상 0.1㎛ 이하일 수 있다. 피막 두께가 0.1㎛ 초과인 경우는, 과도한 비용이 소비되는 문제가 있기 때문이다.In addition, the thickness of the electroless gold plating film may be 0.01㎛ more than 0.1㎛. It is because there exists a problem that excessive cost is consumed when a film thickness is more than 0.1 micrometer.

또한, 본 발명의 다른 측면에 의하면, 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막을 순차적으로 형성하는 단계를 포함하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법 방법에 있어서, 상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법이 제공될 수 있다. 여기에서 상술한 상기 무전해 Ni/Pd/Au 도금 구조체와 같이 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유될 수 있고, 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유될 수 있으며, 무전해 금 도금피막은 치환/환원 타입으로 형성될 수 있다.In addition, according to another aspect of the invention, comprising the steps of sequentially forming an electroless nickel (Ni) plating film, an electroless palladium (Pd) plating film, and an electroless gold (Au) plating film on the connection terminal In the method of manufacturing an electroless Ni / Pd / Au plated structure, the electroless nickel, palladium, and gold plated coatings each have a thickness of 0.01 μm or more and 0.1 μm or less, respectively, in the electroless nickel plated film and the palladium plated film. The method of manufacturing an electroless Ni / Pd / Au plated structure may be provided, wherein phosphorus (P) of 5 wt% or less is contained. Herein, the electroless nickel plated film may contain 3 wt% or less of phosphorus (P), and the electroless palladium plated film may contain 1 wt% or less of phosphorus (P), such as the electroless Ni / Pd / Au plated structure described above. P) may be contained, and the electroless gold plating film may be formed in a substitution / reduction type.

이하, 본 발명의 바람직한 실시예를 첨부도면을 참조하여 상세히 설명하기로 한다. 다만, 이들 실시예는 오로지 본 발명을 예시하기 위한 것으로서, 본 발명의 범위가 이들 실시예에 의해 제한되는 것으로 해석되지는 않는다 할 것이다.
Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, these Examples are only for illustrating the present invention, and the scope of the present invention will not be construed as being limited by these Examples.

테스트 기판 제조Test board fabrication

동장 적층판에 홀을 가공하여 스루홀 도금을 행하여, 에칭 레지스트를 형성하고, 불필요한 동을 에칭 제거하여 불필요한 위치에 도금을 석출시키지 않도록 솔더 레지스트를 겸한 도금 레지스트에서, φ600㎛의 솔더볼 접속단자용 패드를 형성하여 테스트 기판을 제조하였다.
Hole pads are processed in the copper-clad laminate to form through-hole plating to form an etching resist, and a solder pad connecting terminal pad having a diameter of 600 µm is used in a plating resist which also serves as a solder resist so as to eliminate unnecessary copper by etching and depositing plating in unnecessary positions. To form a test substrate.

전처리 공정Pretreatment process

제조한 테스트 기판의 솔더볼 접속단자용 패드에 이하 공정에 의해 표면처리를 형성하는 전처리를 시행하였다. 상기 테스트 기판을 탈지액 ACL-007(UYEMURA社제, 상품명)에 50℃에서 3분 동안 침지한 후, 2분 동안 수세한 다음, 100g/L의 sodium perphosphate 용액에 1분간 침지시켜 에칭을 행하였다. 이후, 2분간 수세하고 10%의 황산으로 1분간 침지해서 산활성을 시행한 후, 2분간 수세하였다. 다음으로, 도금활성화 처리액인 Accemarta MSR-28(UYEMURA社제, 상품명)에 35℃에서 3분간 침지 처리한 후 2분간 수세하였다.
The pretreatment which forms a surface treatment by the following process was performed to the pad for solder ball connection terminals of the manufactured test board. The test substrate was immersed in degreasing solution ACL-007 (trade name, manufactured by UYEMURA Co., Ltd.) at 50 ° C. for 3 minutes, washed with water for 2 minutes, and then immersed in 100 g / L sodium perphosphate solution for 1 minute for etching. . Thereafter, the mixture was washed with water for 2 minutes, immersed in 10% sulfuric acid for 1 minute to carry out acid activity, and washed with water for 2 minutes. Next, it was immersed in 35 degreeC for 3 minutes in Accemarta MSR-28 (made by UYEMURA, brand name) which is a plating activation process liquid, and it washed with water for 2 minutes.

실시예Example 1 내지 3 1 to 3

무전해Electroless NiNi 도금 Plated

상기 전처리 공정을 거친 기판을, 도금피막 안에 포함된 인이 3wt% 이하인 무전해 Ni 도금액(TOP NICORON LPH-LF:OKUNO社제, 상품명)에 65℃에서 1분간 침지한 후 2분간 세정하였다.
The substrate subjected to the pretreatment was immersed in an electroless Ni plating solution (TOP NICORON LPH-LF: manufactured by OKUNO Co., Ltd.) having a phosphorous content of 3 wt% or less for 1 minute at 65 ° C. and then washed for 2 minutes.

무전해Electroless PdPd 도금 Plated

상기 무전해 Ni 도금이 된 기판을, 무전해 Pd도금액인 XTP(P=3wt%, UYEMURA社제, 상품명), PALLATOP LP(P<1wt%, OKUNO社제, 상품명), NEO PALLABRIGHT(P free, 고순도화학社제, 상품명)에 하기 표 1의 조건으로 각각 성막하여 2분간 세정하였다.
The electroless Ni-plated substrate was prepared by XTP (P = 3wt%, manufactured by UYEMURA, trade name), PALLATOP LP (P <1wt%, manufactured by OKUNO, trade name), NEO PALLABRIGHT (P free, High Purity Chemicals Co., Ltd. product name) was formed under the conditions shown in Table 1 below and washed for 2 minutes.

  도금액Plating amount pHpH 온도(℃)Temperature (℃) 처리시간(min.)Processing time (min.) 막두께(㎛)Film thickness (㎛) 실시예1Example 1 XTPXTP 7.27.2 5050 1010 0.10.1 실시예2Example 2 LPLP 7.37.3 6060 1010 0.10.1 실시예3Example 3 NEONEO 5.25.2 7272 55 0.10.1

 

무전해Electroless 금도금 gold plating

상기 실시예 1 내지 3에 따라 Pd가 도금된 각각의 기판을, 무전해금도금액 GoBright TSB-72(UYEMURA社제, 상품명)에 80℃에서 5분간 침지시키고, 2분간 세정 후 150℃의 송풍 건조기로 5분 동안 건조시켰다.
Each substrate plated with Pd according to Examples 1 to 3 was immersed in an electroless plating solution GoBright TSB-72 (manufactured by UYEMURA, Inc.) for 5 minutes at 80 ° C, washed for 2 minutes, and then blown at 150 ° C. Dried for 5 minutes.

비교예Comparative example 1 내지 3 1 to 3

상기 전처리 공정을 거친 기판을, 도금피막 안에 포함된 인이 8wt% 정도인 무전해 Ni 도금액 TOP NICORON GIB (OKUNO社제, 상품명)을 사용하여 하기 조건으로 각각 성막하였다.
Substrates subjected to the pretreatment process were each formed under the following conditions using an electroless Ni plating solution TOP NICORON GIB (trade name, manufactured by OKUNO Co., Ltd.) containing about 8wt% of phosphorus contained in the plating film.

  pHpH 온도(℃)Temperature (℃) 처리시간(min.)Processing time (min.) 막두께(㎛)Film thickness (㎛) 비교예1Comparative Example 1 4.64.6 7070 1One 0.10.1 비교예2Comparative Example 2 44 0.40.4 비교예3Comparative Example 3 88 1.01.0

그 후, 상기 비교예 1, 2, 3에 따른 기판을 각각 PALLATOP LP(P<1wt%, OKUNO社제, 상품명)에 10분간 침지시키고 2분간 세정한 후, GoBright TSB-72 (UYEMURA社제, 상품명)에 80℃에서 5분간 침지시켜 2분간 세정 후, 150℃의 송풍건조기로 5분 동안 건조시켰다.
Subsequently, the substrates according to Comparative Examples 1, 2, and 3 were immersed in PALLATOP LP (P <1wt%, manufactured by OKUNO, trade name) for 10 minutes and washed for 2 minutes, followed by GoBright TSB-72 (manufactured by UYEMURA, Brand name) was immersed at 80 ℃ for 5 minutes, washed for 2 minutes, and then dried for 5 minutes with a 150 ℃ blow dryer.

비교예Comparative example 4  4

상기 전처리 공정을 거친 기판을, 도금피막 안에 포함된 인이 3wt% 이하인 무전해 Ni 도금액(TOP NICORON LPH-LF:OKUNO社제, 상품명)에 65℃에서 1분간 침지한 후 2분간 세정하였다.The substrate subjected to the pretreatment was immersed in an electroless Ni plating solution (TOP NICORON LPH-LF: manufactured by OKUNO, trade name) having a phosphorous content of 3 wt% or less for 1 minute at 65 ° C., and then washed for 2 minutes.

그 후, 기판을 인의 함유량이 6wt%인 MUDEN NORBLE PD(OKUNO社제, 상품명)에 10분간 침지시키고 2분간 세정한 후, GoBright TSB-72 (UYEMURA社제, 상품명)에 80℃에서 5분간 침지시켜 2분간 세정 후, 150℃의 송풍건조기로 5분 동안 건조시켰다.
Subsequently, the substrate was immersed for 10 minutes in MUDEN NORBLE PD (trade name, manufactured by OKUNO) having a phosphorus content of 6 wt%, washed for 2 minutes, and then immersed for 5 minutes at 80 ° C. in GoBright TSB-72 (trade name, manufactured by UYEMURA). After washing for 2 minutes, it was dried for 5 minutes with a blow dryer at 150 ℃.

시험예Test Example

상기와 같이 실시예 1 내지3, 및 비교예 1 내지 4에 따라 도금된 기판 솔더볼 접속용 단자에, Pb 프리 솔더볼(SAC305, φ760㎛:센쥬금속社제)을 리플로우(reflow)로에서 접속시켰다. 접속 후에, 제작한 기판을 150℃에서 100시간 동안 열처리 후, 솔더볼 pull 시험을 실시하였다.As described above, Pb-free solder balls (SAC305, φ760 μm: manufactured by Senju Metal Co., Ltd.) were connected to the terminals for board solder ball connection plated according to Examples 1 to 3 and Comparative Examples 1 to 4 in a reflow furnace. . After connection, the produced board | substrate was heat-processed at 150 degreeC for 100 hours, and the solder ball pull test was performed.

우선, 반도체 패키지 기판을 고정하고 솔더볼을 crump tool로 수직으로 500㎛/sec의 속도로 잡아당겼다. 솔더볼이 파괴되거나 각 볼패드마다 기판에서 벗겨진다면 양호 모드, 솔더-하지 금속 간에서 파괴된다면 파괴 모드로 기록하였다. 또, 모드 판정은 솔더 ball pull 시험을 실시한 후, 20배의 광학 현미경으로 목시관찰 하였다. 시험 결과를 하기 표 3에 나타내었다.
First, the semiconductor package substrate was fixed and the solder balls were pulled at a rate of 500 μm / sec vertically with a crump tool. Good mode was recorded if the solder balls were broken or peeled off the substrate for each ball pad, and if they were broken between the solder-base metals, the failure mode was recorded. In addition, the mode determination was visually observed by the 20 times optical microscope after performing a solder ball pull test. The test results are shown in Table 3 below.

 
 
 
 
니켈nickel 팔라듐Palladium gold 솔더 pull 시험 결과Solder pull test results
막두께Thickness P%P% 막두께Thickness P%P% 막두께Thickness 파괴모드(%)Breakdown Mode (%) 접속강도(N)Connection strength (N) 실시예1Example 1 0.1㎛0.1 μm 2.82.8 0.1㎛0.1 μm 2.92.9 0.1㎛0.1 μm 9090 34.634.6 실시예2Example 2 0.1㎛0.1 μm 2.82.8 0.1㎛0.1 μm 0.80.8 0.1㎛0.1 μm 9595 34.834.8 실시예3Example 3 0.1㎛0.1 μm 2.82.8 0.1㎛0.1 μm 0.00.0 0.1㎛0.1 μm 9595 35.135.1 비교예1Comparative Example 1 0.1㎛0.1 μm 7.87.8 0.1㎛0.1 μm 0.80.8 0.1㎛0.1 μm 3535 29.529.5 비교예2Comparative Example 2 0.4㎛0.4 μm 7.87.8 0.1㎛0.1 μm 0.80.8 0.1㎛0.1 μm 7070 33.033.0 비교예3Comparative Example 3 1.0㎛1.0 μm 7.77.7 0.1㎛0.1 μm 0.80.8 0.1㎛0.1 μm 6565 33.033.0 비교예4Comparative Example 4 0.1㎛0.1 μm 2.82.8 0.1㎛0.1 μm 6.16.1 0.1㎛0.1 μm 4040 31.331.3

실시예1 내지 3은 솔더 pull 시험 결과, 파괴모드 및 접속강도 모두 비교예에 비해 우수하다는 것을 알 수 있었다. 또한, 실시예 내에서는 팔라듐 도금피막의 인 함유량이 낮을수록 더 양호한 결과를 얻을 수 있었다.As a result of the solder pull test results of Examples 1 to 3, it was found that both the failure mode and the connection strength were superior to the comparative example. In addition, in Examples, the lower the phosphorus content of the palladium plated coating, the better the results were obtained.

분석 결과, 비교예2 및 3은 현재 사용되고 있는 ENEPIG와 같은 결과가 얻어지고 있었고, 비교예1 및 4는 파괴모드 및 접속강도가 실시예에 비해 낮다는 것을 알 수 있었다. 이는 무전해 Ni 또는 무전해 Pd 피막 안에 포함된 인의 영향으로 생각되며, 동과 솔더의 접속계면에 인이 농축되었기 때문에 파괴모드 및 접속강도가 저하되는 것으로 보여진다.As a result of the analysis, Comparative Examples 2 and 3 were obtained with the same results as ENEPIG currently used, and Comparative Examples 1 and 4 showed that the failure mode and the connection strength were lower than those of the Examples. This is thought to be the effect of phosphorus contained in the electroless Ni or electroless Pd film, and the fracture mode and the connection strength are deteriorated because phosphorus is concentrated at the interface between copper and solder.

도 1은, 실시예 1에서 제조된 기판 솔더볼 접속용 단자에 납 프리 솔더볼을 접속한 것의 단면 사진이다. 도 2는, 비교예 3에서 제조된 기판 솔더볼 접속용 단자에 납 프리 솔더볼을 접속한 것의 단면 사진이다.BRIEF DESCRIPTION OF THE DRAWINGS It is a cross-sectional photograph of what connected the lead-free solder ball to the board | substrate for board | substrate solder ball connection manufactured in Example 1. FIG. FIG. 2 is a cross-sectional photograph of a lead-free solder ball connected to a board solder ball connection terminal manufactured in Comparative Example 3. FIG.

상기에서 나타난 바와 같이, 본 발명은 기존보다 솔더 접속 신뢰성이 향상된 무전해 Ni/Pd/Au 도금 구조체를 제공할 수 있다.As indicated above, the present invention can provide an electroless Ni / Pd / Au plated structure with improved solder connection reliability.

이상으로 본 발명 내용의 특정한 부분을 상세히 기술하였는바, 당업계의 통상의 지식을 가진 자에게 있어서, 이러한 구체적 기술은 단지 바람직한 실시 양태일 뿐이며, 이에 의해 본 발명의 범위가 제한되는 것이 아닌 점은 명백할 것이다. 따라서 본 발명의 실질적인 범위는 첨부된 청구항들과 그것들의 등가물에 의하여 정의된다고 할 것이다.While the present invention has been particularly shown and described with reference to specific embodiments thereof, those skilled in the art will appreciate that such specific embodiments are merely preferred embodiments and that the scope of the present invention is not limited thereby. something to do. It is therefore intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims (8)

접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막이 형성된 도금 구조체에 있어서,
상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체.
In a plating structure in which an electroless nickel (Ni) plating film, an electroless palladium (Pd) plating film, and an electroless gold (Au) plating film are formed on a connection terminal,
The electroless nickel, palladium, and gold plating films each have a thickness of 0.01 μm or more and 0.1 μm or less, and the electroless nickel plating film and the palladium plating film each contain 5 wt% or less of phosphorus (P). Electroless Ni / Pd / Au Plating Structures.
제1항에 있어서, 상기 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체.The electroless Ni / Pd / Au plated structure according to claim 1, wherein phosphorous (P) of 3 wt% or less is contained in the electroless nickel plating film. 제1항에 있어서, 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체.The electroless Ni / Pd / Au plated structure according to claim 1, wherein phosphorus (P) of 1 wt% or less is contained in the electroless palladium plating film. 제1항에 있어서, 상기 무전해 금 도금피막은 치환/환원 타입으로 형성되는 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체.The electroless Ni / Pd / Au plating structure according to claim 1, wherein the electroless gold plating film is formed of a substitution / reduction type. 접속단자 상에 무전해 니켈(Ni) 도금피막, 무전해 팔라듐(Pd) 도금피막, 및 무전해 금(Au) 도금피막을 순차적으로 형성하는 단계를 포함하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법 방법에 있어서,
상기 무전해 니켈, 팔라듐, 및 금 도금피막은 각각 두께가 0.01㎛ 이상 0.1㎛ 이하이고, 상기 무전해 니켈 도금피막 및 팔라듐 도금피막 내에는 5wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법.
An electroless Ni / Pd / Au plated structure comprising sequentially forming an electroless nickel (Ni) plated film, an electroless palladium (Pd) plated film, and an electroless gold (Au) plated film on the connection terminal. In the manufacturing method method,
The electroless nickel, palladium, and gold plating films each have a thickness of 0.01 μm or more and 0.1 μm or less, and the electroless nickel plating film and the palladium plating film each contain 5 wt% or less of phosphorus (P). Method for producing an electroless Ni / Pd / Au plated structure.
제5항에 있어서, 상기 무전해 니켈 도금피막 내에는 3wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법.The method for manufacturing an electroless Ni / Pd / Au plated structure according to claim 5, wherein phosphorous (P) of 3 wt% or less is contained in the electroless nickel plating film. 제5항에 있어서, 상기 무전해 팔라듐 도금피막 내에는 1wt% 이하의 인(P)이 함유된 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법.The method for manufacturing an electroless Ni / Pd / Au plated structure according to claim 5, wherein phosphorus (P) of 1 wt% or less is contained in the electroless palladium plating film. 제5항에 있어서, 상기 무전해 금 도금피막은 치환/환원 타입으로 형성되는 것을 특징으로 하는 무전해 Ni/Pd/Au 도금 구조체의 제조방법.The method of claim 5, wherein the electroless gold plating film is formed of a substitution / reduction type.
KR1020100140398A 2010-12-31 2010-12-31 Electroless ni/pd/au plated structure Ceased KR20120078181A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020100140398A KR20120078181A (en) 2010-12-31 2010-12-31 Electroless ni/pd/au plated structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020100140398A KR20120078181A (en) 2010-12-31 2010-12-31 Electroless ni/pd/au plated structure

Publications (1)

Publication Number Publication Date
KR20120078181A true KR20120078181A (en) 2012-07-10

Family

ID=46711569

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020100140398A Ceased KR20120078181A (en) 2010-12-31 2010-12-31 Electroless ni/pd/au plated structure

Country Status (1)

Country Link
KR (1) KR20120078181A (en)

Similar Documents

Publication Publication Date Title
JP5428667B2 (en) Manufacturing method of semiconductor chip mounting substrate
US9743508B2 (en) Electroless surface treatment plated layers of printed circuit board and method for preparing the same
JP5552958B2 (en) Terminal structure, printed wiring board, module substrate, and electronic device
KR101883249B1 (en) A pretreating-activating solution for an electroless nickel plating, a method for electroless plating a thin-nickel and a method for surface-treating using the same, and a printed circuit board comprising an electroless thin-nickel
CN102482781B (en) Method for electroless plating of tin and tin alloys
US20120171432A1 (en) Substrate structure and method of manufacturing the same
KR101184875B1 (en) Electric joint structure, and method for preparing the same
JP2008109087A (en) Substrate for mounting semiconductor chip, and preprocessing liquid
JP2013093359A (en) Semiconductor chip mounting substrate and manufacturing method therefor
JP5978587B2 (en) Semiconductor package and manufacturing method thereof
JPH05327187A (en) Printed wiring board and manufacturing method thereof
TWI808158B (en) Copper etchant and method of manufacturing printed wiring board or copper pillar using the same
JP5938948B2 (en) Semiconductor chip mounting substrate and manufacturing method thereof
KR101883250B1 (en) An electroless nickel plating solution, a method for electroless plating a nickel and a method for treating a surfacethe same, and a printed circuit board comprising an electroless thin-nickel
JP2013089913A (en) Substrate for mounting semiconductor chip and manufacturing method thereof
JPH11140659A (en) Substrate for mounting semiconductor and its production
KR20120078181A (en) Electroless ni/pd/au plated structure
JP5682678B2 (en) Semiconductor chip mounting substrate and manufacturing method thereof
JP2013093360A (en) Semiconductor chip mounting substrate and manufacturing method of the same
JP2004332036A (en) Electroless plating method
US6533849B1 (en) Electroless gold plated electronic components and method of producing the same
JPH11140658A (en) Substrate for mounting semiconductor and its production
JP2020105543A (en) Replacement gold plating solution and replacement gold plating method
JP2010147245A (en) Method of manufacturing electronic component
JP5207782B2 (en) Gold plating film structure, gold plating film forming method, and glass ceramic wiring board

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20101231

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20111018

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20101231

Comment text: Patent Application

PG1501 Laying open of application
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20130416

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20130701

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20130416

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I