KR20020048647A - Method for cleaning in semiconductor device - Google Patents
Method for cleaning in semiconductor device Download PDFInfo
- Publication number
- KR20020048647A KR20020048647A KR1020000077859A KR20000077859A KR20020048647A KR 20020048647 A KR20020048647 A KR 20020048647A KR 1020000077859 A KR1020000077859 A KR 1020000077859A KR 20000077859 A KR20000077859 A KR 20000077859A KR 20020048647 A KR20020048647 A KR 20020048647A
- Authority
- KR
- South Korea
- Prior art keywords
- cleaning
- polysilicon
- semiconductor device
- chemical mechanical
- mechanical polishing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 title claims abstract description 38
- 239000004065 semiconductor Substances 0.000 title claims abstract description 28
- 238000004140 cleaning Methods 0.000 title claims abstract description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 28
- 229920005591 polysilicon Polymers 0.000 claims abstract description 28
- 238000005498 polishing Methods 0.000 claims abstract description 25
- 239000000126 substance Substances 0.000 claims abstract description 19
- 239000012535 impurity Substances 0.000 claims abstract description 14
- 239000006227 byproduct Substances 0.000 claims abstract description 11
- 229910052751 metal Inorganic materials 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 230000007547 defect Effects 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 6
- 239000000356 contaminant Substances 0.000 description 5
- 239000002245 particle Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000002002 slurry Substances 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910001385 heavy metal Inorganic materials 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000010979 pH adjustment Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02074—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a planarization of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67028—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
- H01L21/6704—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing
- H01L21/67046—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing using mainly scrubbing means, e.g. brushes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
본 발명은 반도체소자의 세정 방법에 관한 것으로, 이를 위한 본 발명은 소정 공정이 완료된 반도체기판상에 폴리실리콘을 형성하는 단계, 상기 폴리실리콘을 화학적기계적연마하는 단계, NH4OH:H2O2:H2O가 혼합된 세정액에서 상기 화학적기계적연마후 발생된 연마부산물을 제거하는 단계, 및 습식용기에서 상기 반도체기판의 표면에 잔류하는 금속불순물을 제거하는 단계를 포함하여 이루어진다.The present invention relates to a method for cleaning a semiconductor device, the present invention for forming a polysilicon on a semiconductor substrate, a predetermined process is completed, chemical mechanical polishing the polysilicon, NH 4 OH: H 2 O 2 : Removing the polishing by-products generated after the chemical mechanical polishing in a cleaning solution mixed with H 2 O, and removing metal impurities remaining on the surface of the semiconductor substrate in a wet container.
본 발명은 폴리실리콘 플러그 형성시, 화학적기계적연마후 연마부산물을 SC1을 이용하여 후세정을 실시하므로써 결함발생을 감소시킬 수 있다.In the present invention, when the polysilicon plug is formed, defects can be reduced by performing post-cleaning of the by-products after the chemical mechanical polishing using SC1.
Description
본 발명은 반도체소자의 제조 방법에 관한 것으로, 특히 화학적기계적연마후 연마부산물을 제거하기 위한 반도체소자의 세정 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly, to a method for cleaning a semiconductor device for removing polishing byproducts after chemical mechanical polishing.
일반적으로 화학적기계적연마(Chemical Mechanical Polishing; CMP) 공정은 웨이퍼를 연마하기 위한 연마제인 슬러리(Slurry) 용액 내의 화학적 성분 및 웨이퍼를 연마하는 패드와 연마제의 물리적 성분에 의하여 웨이퍼의 표면을 화학적기계적으로 연마하여 평탄화를 실시하는 방법으로서, 리플로우(Reflow) 공정이나 에치백(Etch back) 공정으로 달성할 수 없는 넓은 공간 영역의 평탄화 및 저온 평탄화를 달성할 수 있다는 장점 때문에 차세대 반도체 소자에서 유력한 평탄화 기술로 대두되고 있다.In general, the chemical mechanical polishing (CMP) process chemically polishes the surface of the wafer by chemical components in a slurry solution, which is an abrasive for polishing the wafer, and pads and polishing agents. Method of planarization, which is advantageous in next-generation semiconductor devices because of the advantage of achieving planarization and low temperature planarization of a large space area which cannot be achieved by a reflow process or an etch back process. It is emerging.
그러나, 슬러리 용액에는 H2O2, KIO3, pH 조절을 위한 각종 산 또는 염기 등이 포함되어 있으며, 연마제의 주성분은 Al2O3, 실리카(Silica) 등이기 때문에 연마 과정에서 금속이온, 연마제 입자 등의 오염 물질이 흡착될 뿐 아니라 심각하게 손상을 입는 층이 발생되기도 한다. 이와 같이 중금속 오염 입자를 포함하는 오염 물질층과 손상 막질을 제거하기 위해서 화학적기계적연마(CMP) 공정 후 세정 공정을 필히 진행하고 있다.However, the slurry solution contains H 2 O 2 , KIO 3 , various acids or bases for pH adjustment, and the main components of the abrasive are Al 2 O 3 , silica, etc. Not only are contaminants, such as particles, adsorbed, but also seriously damaged layers are generated. Thus, in order to remove the contaminant layer containing the heavy metal contaminant particles and the damaged film quality, the cleaning process is required after the chemical mechanical polishing (CMP) process.
이는 웨이퍼 표면에 오염물질 오염입자가 존재할 경우, 후속 공정시 패턴불량 또는 브릿지 등을 유발시켜 반도체 소자의 수율을 저하시키기 때문이다.This is because when contaminant contaminants are present on the wafer surface, pattern defects or bridges are caused in subsequent processes, thereby lowering the yield of semiconductor devices.
최근에는 반도체소자의 제조 공정 중 화학적기계적연마(CMP)후 슬러리내 함유된 금속불순물을 제거하기 위해 연마장치와 일체화된 세정장치에서 HF와 같은 습식케미컬(Wet chemical)을 이용하여 웨이퍼 표면의 금속불순물을 제거하며, 산화막을 화학적기계적연마하는 경우 이러한 방법을 이용하고 있다.Recently, metal impurities on the surface of the wafer using wet chemicals such as HF in a cleaning device integrated with a polishing apparatus to remove metal impurities contained in the slurry after chemical mechanical polishing (CMP) during the semiconductor device manufacturing process. This method is used for chemical mechanical polishing of the oxide film.
도 1은 종래기술에 따라 폴리실리콘을 화학적기계적연마하여 형성된 폴리실리콘플러그를 도시한 도면이다.1 is a view showing a polysilicon plug formed by chemical mechanical polishing of polysilicon according to the prior art.
도 1에 도시된 바와 같이, 폴리실리콘 플러그를 형성하는 방법은, 반도체기판(11)상에 후속 플러그간 절연막으로서 층간절연막(12)을 형성한 후, 층간절연막 (12)을 선택적으로 식각하여 플러그용 콘택홀을 형성한다. 계속해서, 콘택홀을 포함한 전면에 폴리실리콘을 증착하고, 폴리실리콘을 화학적기계적연마하여 콘택홀에 매립되는 폴리실리콘 플러그(13)를 형성한다.As shown in FIG. 1, in the method of forming a polysilicon plug, the interlayer insulating film 12 is formed as a subsequent inter-plug insulating film on the semiconductor substrate 11, and then the interlayer insulating film 12 is selectively etched to form a plug. Form a contact hole for. Subsequently, polysilicon is deposited on the entire surface including the contact hole, and the polysilicon is chemically mechanically polished to form a polysilicon plug 13 embedded in the contact hole.
후속 공정으로 폴리실리콘 플러그(13)를 형성후, 연마부산물을 제거하기 위해 브러시가 장착된 세정 장치에서 NH4OH를 이용하여 세정 공정을 진행한다.After the polysilicon plug 13 is formed in a subsequent process, the cleaning process is performed using NH 4 OH in a cleaning device equipped with a brush to remove the abrasive byproduct.
그러나, 상술한 종래기술은 브러시가 장착된 세정 장치에서 NH4OH를 이용하여 세정할 경우, 웨이퍼의 전면에 다수의 결함(Defect)이 잔류하며(도 2a 참조), 이러한 결함들은 경우에 따라서 눌린 듯한 형상을 갖고 웨이퍼 표면에 존재함을 알 수 있다(도 2b 참조).However, in the above-described prior art, when cleaning using NH 4 OH in a cleaning apparatus equipped with a brush, a large number of defects remain on the front surface of the wafer (see FIG. 2A), and these defects are pressed in some cases. It can be seen that it is present on the wafer surface with an apparent shape (see FIG. 2B).
상술한 것처럼, 종래기술에서는 후세정 공정에서 금속불순물을 제거하기 위해 NH4OH를 사용하는데, 폴리실리콘의 표면이 소수성화되어 웨이퍼 표면의 파티클이 탈착되기 보다는 오히려 브러시에 묻어 있던 파티클이 흡착되는 문제점이 있다.As described above, in the prior art, NH 4 OH is used to remove metal impurities in the post-cleaning process, and the surface of the polysilicon becomes hydrophobic so that particles on the wafer surface are adsorbed, rather than desorbed particles on the surface of the wafer. There is this.
본 발명은 상기 종래기술의 문제점을 해결하기 위해 안출한 것으로서, 피연마층의 표면을 친수성화하여 연마부산물을 제거하는데 적합한 반도체소자의 세정 방법을 제공하는데 그 목적이 있다.The present invention has been made to solve the problems of the prior art, and an object of the present invention is to provide a method for cleaning a semiconductor device suitable for removing abrasive by-products by making the surface of the polishing layer hydrophilic.
도 1은 종래기술에 따라 형성된 폴리실리콘 플러그를 도시한 도면,1 shows a polysilicon plug formed according to the prior art,
도 2a는 종래기술에 따라 웨이퍼 전면에 결함이 발생된 상태를 나탄낸 도면,Figure 2a is a view showing a state where a defect occurs on the front surface of the wafer in accordance with the prior art,
도 2b는 종래기술에 따른 눌린 형상을 갖는 결함을 도시한 도면,Figure 2b shows a defect having a pressed shape according to the prior art,
도 3a 내지 도 3b는 본 발명의 실시예에 따른 폴리실리콘 플러그의 형성 방법을 도시한 도면,3a to 3b is a view showing a method of forming a polysilicon plug according to an embodiment of the present invention,
도 4는 본 발명의 실시예에 따른 반도체소자의 세정 방법을 도시한 공정 흐름도.4 is a process flowchart illustrating a method of cleaning a semiconductor device according to an embodiment of the present invention.
*도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings
21 : 반도체기판 22 : 워드라인21: semiconductor substrate 22: word line
23 : 스페이서 24 : 불순물 접합층23 spacer 24 impurity bonding layer
25 : 층간절연막 26 : 폴리실리콘 플러그25 interlayer insulating film 26 polysilicon plug
상기의 목적을 달성하기 위한 본 발명의 반도체소자의 세정 방법은 소정 공정이 완료된 반도체기판상에 폴리실리콘을 형성하는 단계, 상기 폴리실리콘을 화학적기계적연마하는 단계, NH4OH:H2O2:H2O가 혼합된 세정액에서 상기 화학적기계적연마후 발생된 연마부산물을 제거하는 단계, 및 습식용기에서 상기 반도체기판의 표면에 잔류하는 금속불순물을 제거하는 단계를 포함하여 이루어짐을 특징으로 한다.The cleaning method of the semiconductor device of the present invention for achieving the above object comprises the steps of forming a polysilicon on a semiconductor substrate having a predetermined process, chemical mechanical polishing the polysilicon, NH 4 OH: H 2 O 2 : And removing the metal by-products remaining on the surface of the semiconductor substrate in the wet container, by removing the polishing by-products generated after the chemical mechanical polishing in the H 2 O-mixed cleaning liquid.
이하, 본 발명이 속하는 기술분야에서 통상의 지식을 가진 자가 본 발명의 기술적 사상을 용이하게 실시할 수 있을 정도로 상세히 설명하기 위하여, 본 발명의 가장 바람직한 실시예를 첨부 도면을 참조하여 설명하기로 한다.Hereinafter, the preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art may easily implement the technical idea of the present invention. .
도 3a 내지 도 3b는 본 발명의 실시예에 따른 폴리실리콘 플러그의 형성 방법을 도시한 도면이며, 도 4은 본 발명의 실시예에 따른 폴리실리콘의 화학적기계적연마후 세정 방법을 도시한 공정 흐름도이다.3A to 3B are views illustrating a method of forming a polysilicon plug according to an embodiment of the present invention, and FIG. 4 is a process flowchart illustrating a method of cleaning polysilicon after chemical mechanical polishing according to an embodiment of the present invention. .
도 3a에 도시된 바와 같이, 반도체기판(21)상에 다수의 워드라인(22)을 형성한 후, 워드라인(22)을 포함한 전면에 측벽용 절연막을 증착 및 식각하여 워드라인(22)의 양측벽에 접하는 스페이서(23)를 형성한다. 워드라인(22) 및 스페이서(23)을 이용한 마스크로 이용한 불순물 이온주입으로 반도체기판(21)에 불순물접합층(24)을 형성한다.As shown in FIG. 3A, after forming a plurality of word lines 22 on the semiconductor substrate 21, a sidewall insulating film is deposited and etched on the entire surface including the word lines 22 to form the word lines 22. A spacer 23 is formed in contact with both side walls. The impurity junction layer 24 is formed on the semiconductor substrate 21 by implantation of impurity ions used as a mask using the word line 22 and the spacer 23.
워드라인(22)을 포함한 반도체기판(21)상에 층간절연막(25)을 증착한 후 층간절연막(24)을 화학적기계적연마하여 평탄화한다.After the interlayer insulating film 25 is deposited on the semiconductor substrate 21 including the word line 22, the interlayer insulating film 24 is chemically mechanically polished and planarized.
도 3b에 도시된 바와 같이, 평탄화된 층간절연막(25)을 선택적으로 식각하여 불순물접합층(23)이 노출되는 플러그용 콘택홀을 형성한 후, 콘택홀을 포함한 전면에 폴리실리콘을 증착한다. 폴리실리콘을 화학적기계적연마하여 콘택홀에 매립되며 불순물접합층(23)에 접하는 폴리실리콘 플러그(26)를 형성한다.As shown in FIG. 3B, the planarized interlayer insulating film 25 is selectively etched to form a plug contact hole through which the impurity bonding layer 23 is exposed, and then polysilicon is deposited on the entire surface including the contact hole. The polysilicon is chemically mechanically polished to form a polysilicon plug 26 embedded in the contact hole and in contact with the impurity bonding layer 23.
도 4에 도시된 바와 같이, 폴리실리콘을 화학적기계적연마하여 폴리실리콘 플러그(26)를 형성한 후(31), 브러시가 장착된 세정장치에서 연마후 발생된 연마부산물을 SC1(NH4OH:H2O2:H2O)를 이용하여 제거하고(32), 후속 습식용기(Wet bath)에서 BOE 또는 HF를 이용하여 웨이퍼 표면에 잔존하는 금속불순물을 제거한다(33). 이 때, SC1의 혼합비는 1:4∼5:15∼20으로 설정한다.As shown in FIG. 4, after the polysilicon has been chemically mechanically polished to form the polysilicon plug 26 (31), the polishing by-product generated after polishing in the brush-mounted cleaning device is SC1 (NH 4 OH: H). 2 O 2 : H 2 O) and remove the remaining metal impurities on the wafer surface (33) using BOE or HF in a subsequent wet bath (Wet bath). At this time, the mixing ratio of SC1 is set to 1: 4 to 5:15 to 20.
금속불순물을 제거할 때 웨이퍼 표면의 산화막은 100Å∼150Å 두께로 제거된다.When the metal impurities are removed, the oxide film on the wafer surface is removed to a thickness of 100 kPa to 150 kPa.
본 발명의 실시예에서는 폴리실리콘을 화학적기계적연마하는 경우에 대해 설명하였지만, 폴리실리콘이 포함된 도전막, 금속막을 화학적기계적연마 공정을 이용한 반도체소자의 제조 공정에 적용할 수 있다.In the exemplary embodiment of the present invention, a case of chemical mechanical polishing of polysilicon has been described, but a conductive film and a metal film containing polysilicon may be applied to a manufacturing process of a semiconductor device using a chemical mechanical polishing process.
본 발명의 기술 사상은 상기 바람직한 실시예에 따라 구체적으로 기술되었으나, 상기한 실시예는 그 설명을 위한 것이며 그 제한을 위한 것이 아님을 주의하여야 한다. 또한, 본 발명의 기술 분야의 통상의 전문가라면 본 발명의 기술 사상의 범위 내에서 다양한 실시예가 가능함을 이해할 수 있을 것이다.Although the technical idea of the present invention has been described in detail according to the above preferred embodiment, it should be noted that the above-described embodiment is for the purpose of description and not of limitation. In addition, those skilled in the art will understand that various embodiments are possible within the scope of the technical idea of the present invention.
상술한 바와 같은 본 발명의 반도체소자의 세정 방법은 화학적기계적연마 공정을 이용하여 폴리실리콘 플러그를 형성할 때 브러시를 이용한 후세정 공정시 SC1을 사용하여 연마부산물을 제거하므로써 소자의 수율을 향상시킬 수 있는 효과가 있다.The cleaning method of the semiconductor device of the present invention as described above can improve the yield of the device by removing the polishing by-products using SC1 during the post-cleaning process using a brush when forming the polysilicon plug using the chemical mechanical polishing process It has an effect.
Claims (5)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000077859A KR20020048647A (en) | 2000-12-18 | 2000-12-18 | Method for cleaning in semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000077859A KR20020048647A (en) | 2000-12-18 | 2000-12-18 | Method for cleaning in semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20020048647A true KR20020048647A (en) | 2002-06-24 |
Family
ID=27682854
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020000077859A Withdrawn KR20020048647A (en) | 2000-12-18 | 2000-12-18 | Method for cleaning in semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR20020048647A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100733262B1 (en) * | 2005-12-29 | 2007-06-27 | 동부일렉트로닉스 주식회사 | Method for manufacturing conductive plug in semiconductor device |
| CN112435916A (en) * | 2020-11-24 | 2021-03-02 | 西安奕斯伟硅片技术有限公司 | Silicon wafer cleaning method and silicon wafer cleaning equipment |
-
2000
- 2000-12-18 KR KR1020000077859A patent/KR20020048647A/en not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100733262B1 (en) * | 2005-12-29 | 2007-06-27 | 동부일렉트로닉스 주식회사 | Method for manufacturing conductive plug in semiconductor device |
| CN112435916A (en) * | 2020-11-24 | 2021-03-02 | 西安奕斯伟硅片技术有限公司 | Silicon wafer cleaning method and silicon wafer cleaning equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6627550B2 (en) | Post-planarization clean-up | |
| US6265781B1 (en) | Methods and solutions for cleaning polished aluminum-containing layers, methods for making metallization structures, and the structures resulting from these methods | |
| KR100570060B1 (en) | Landing plug contact formation method of semiconductor device | |
| CN111354675A (en) | Shallow trench isolation structure and forming method thereof | |
| KR20020048647A (en) | Method for cleaning in semiconductor device | |
| KR100645841B1 (en) | Polysilicon Plug Forming Method Using Abrasive Stopping Film | |
| KR20020048646A (en) | Method for cleaning in semiconductor device | |
| US6573174B2 (en) | Method for reducing surface defects of semiconductor substrates | |
| KR20000025634A (en) | Method for manufacturing semiconductor device for forming contact plug | |
| KR100623611B1 (en) | Chemical Mechanical Polishing Method of Semiconductor Devices | |
| KR100680408B1 (en) | Cleaning method after chemical mechanical polishing (CPM) of semiconductor device | |
| KR20100075067A (en) | Rework method of metal structure of semiconductor device | |
| KR100561524B1 (en) | Device Separator Formation Method | |
| KR100205317B1 (en) | Method of planarizing insulating film of semiconductor device | |
| KR100236529B1 (en) | Edge etching mask and manufacturing method of semiconductor device using same | |
| KR100507364B1 (en) | Method for fabricating capacitor of semiconductor device | |
| KR20050011461A (en) | method for forming storage node plug | |
| JP2008072123A (en) | Forming method of electrically conductive pattern of semiconductor element | |
| KR20050101609A (en) | Method of manufacturing semiconductor device | |
| KR20020048632A (en) | Method for chemical mechanical polishing of semiconductor device | |
| KR19990048785A (en) | Method of Cleaning Semiconductor Devices | |
| KR20020096473A (en) | Method for fabricating semiconductor device | |
| KR20040000139A (en) | Chemical mechanical polishing method | |
| KR20090026680A (en) | Manufacturing method of semiconductor device | |
| KR20040038150A (en) | Method for forming conductive plug |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20001218 |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |