JPH0336965A - Pwm inverter - Google Patents
Pwm inverterInfo
- Publication number
- JPH0336965A JPH0336965A JP1167487A JP16748789A JPH0336965A JP H0336965 A JPH0336965 A JP H0336965A JP 1167487 A JP1167487 A JP 1167487A JP 16748789 A JP16748789 A JP 16748789A JP H0336965 A JPH0336965 A JP H0336965A
- Authority
- JP
- Japan
- Prior art keywords
- wave
- pwm
- waveform
- triangular wave
- sine wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 2
- 230000000630 rising effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 11
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Inverter Devices (AREA)
Abstract
Description
【発明の詳細な説明】
A、産業上の利用分野
本発明は、PWM方式インバータに係り、特にPWM波
形生成回路に関する。DETAILED DESCRIPTION OF THE INVENTION A. Field of Industrial Application The present invention relates to a PWM inverter, and particularly to a PWM waveform generation circuit.
B3発明の概要
本発明は、三角波と712弦波とのレベル比較によって
P W M波を得るPWM方式インバータにおいて、
三fQ波のピーク点にパルスの31.、 U二げ期間を
持たせることにより、
制御率1以上における正弦波とPWM波の相関性を高め
たものである。B3 Summary of the Invention The present invention provides a PWM inverter that obtains a PWM wave by comparing the levels of a triangular wave and a 712 chord wave, in which the 31. By providing a second period, the correlation between the sine wave and the PWM wave at a control rate of 1 or more is increased.
C3従来の技術
PWM方式インバータは、一般に三角波の搬送波と正弦
波を比較することでPWM波形を生成し、このPWM波
形をゲート信号と17でインバータ主回路のスイッチ素
子をオン・オフ制御11−1PW波形のインバータ出力
を得る。このとき、インバータ出力周波数は正弦波の周
波数になり、出力電圧は正弦波の振幅で制御される。C3 Conventional technology A PWM inverter generally generates a PWM waveform by comparing a triangular carrier wave and a sine wave, and uses this PWM waveform as a gate signal and 17 to turn on/off switch elements in the inverter main circuit 11-1PW Obtain waveform inverter output. At this time, the inverter output frequency becomes the frequency of the sine wave, and the output voltage is controlled by the amplitude of the sine wave.
D2発明が解決しようとする課題
従来のPWM方式インバータにおいて、正弦波のピーク
ど三角波のピークが一致する状態が制御率!となり、一
般には正弦波のピークを三角波のそれよりも低くした制
御率1以下の範囲で運転される。Problem to be solved by the D2 invention In the conventional PWM type inverter, the control rate is the state where the peak of the sine wave and the peak of the triangular wave match! Therefore, it is generally operated within a control ratio range of 1 or less, where the peak of the sine wave is lower than that of the triangular wave.
しかし、インバータ負荷の制御途中で一時的に制御率1
以上、即ち出力電圧を高めることが好都合になる場合が
あり、このときには正弦波の振幅を三角波以−Lにした
制御を行う。この場合、正弦波と三角波が交わらない部
分持つPWM波形になってしまう。However, during control of the inverter load, the control rate temporarily changed to 1.
As mentioned above, it may be convenient to increase the output voltage, and in this case, control is performed such that the amplitude of the sine wave is set to a triangular wave or lower. In this case, the PWM waveform will have a portion where the sine wave and triangular wave do not intersect.
第3図は制御率1未満の場合の正弦波と三角波とPWM
波の各波形図を示し、第4図は制御率1以上の場合の各
波形図を示す。両図から明らかなように、制御率1以上
の期間ではPWM波形のパルス幅比率が正弦波の振幅変
化に対応しないことになり、インバータ出力電圧は大き
くなるが出力電圧波形に歪みを増大させてPWM方式の
利点が損なわれるし、インバータピーク電流の急激な増
加で負荷を損傷占せる恐れがある。Figure 3 shows sine waves, triangular waves, and PWM when the control rate is less than 1.
Each waveform diagram of the wave is shown, and FIG. 4 shows each waveform diagram when the control rate is 1 or more. As is clear from both figures, during the period when the control rate is 1 or more, the pulse width ratio of the PWM waveform does not correspond to the amplitude change of the sine wave, and the inverter output voltage increases, but the distortion in the output voltage waveform increases. The advantages of the PWM method will be lost, and the sudden increase in inverter peak current may damage the load.
本発明の目的は、制御率1以上におけるP W M波形
と正弦波との相関性を高めたPWM方式インバータを提
供することにある。An object of the present invention is to provide a PWM inverter that improves the correlation between a PWM waveform and a sine wave at a control rate of 1 or more.
E 、課題を解決するための−p段と作用本発明は、h
足口的を達成するため、出力電圧制御信号に応じた振幅
を持つ正弦波と、一定振幅の三角波とをレベル比較して
主回路スイッチの制御用PWM波を得るPWM方式イン
バータにおいて、前記疵角波はピーク点で一定幅かっ一
定振幅の嵩上げ期間を持つ波形発生手段を備え、正弦波
が制御率1以」二になるときに正弦波のピーク近傍にも
三角波との比較でオン・オフ切換部分を持っ1) W
M波形を得る。E, the -p stage and action for solving the problem The present invention is h
In order to achieve this goal, the flaw angle is The wave is equipped with a waveform generating means that has a constant width and a constant amplitude raising period at the peak point, and when the sine wave has a control rate of 1 or more, it is switched on and off near the peak of the sine wave in comparison with the triangular wave. Hold the part 1) W
Obtain M waveform.
F、実施例 第1図は本発明の一実施例を示す回路図である。F. Example FIG. 1 is a circuit diagram showing an embodiment of the present invention.
カウンタ1はインバータ出力周波数に比例するクロック
信号CKを計数入力とし、計数値をROM2.3のアド
レスレータとしている。ROM 2は正弦波の振幅のサ
ンプルデータが書込まれ、カウンタlの計数値に応じて
順次正弦波振幅データを出力する。ROM 3は三角波
の振幅のサンプルデータが!′I)込まれ、カウンタ1
の計数値に応じて順次三角波振幅データを出力する。こ
れらROM2゜3の出力データは夫々D/A変換器4.
5によりてアナログ信号に変換され、D/A変換器4に
は正弦波のアナログ信号(振幅一定)が取出され、D/
A変換器5には三角波のアナログ信号(振幅一定)が取
出される。The counter 1 receives a clock signal CK proportional to the inverter output frequency as a counting input, and uses the counted value as an addresser of the ROM 2.3. The ROM 2 has sample data of the amplitude of the sine wave written therein, and sequentially outputs the sine wave amplitude data according to the count value of the counter l. ROM 3 contains sample data of the amplitude of the triangular wave! 'I) entered, counter 1
The triangular wave amplitude data is sequentially output according to the count value. The output data of these ROMs 2.3 are sent to D/A converters 4.
5, the sine wave analog signal (constant amplitude) is taken out to the D/A converter 4, and the D/A converter 4 receives the analog signal (constant amplitude).
A triangular wave analog signal (constant amplitude) is taken out to the A converter 5.
電圧制御アンプ6はインバータ出力電圧設定信号Vsと
インパーク出力電圧検出信号■fとを比較して電圧制御
信号を得る。乗算器7は、アンプ6からの電圧制御信号
乗数とし、D/A変換器4からの正弦波信号を被乗数と
し、正弦波信号の振幅を電圧制御信号に応じて増幅する
。コンパレータ8は乗算器7の正弦波出力とD/A変換
45の三角波出力とをレベル比較することでPWM波形
を得る。ゲート回路9はコンパレータ8からのI)WM
波形に従ってインバータ主回路のスイッチ素子を駆動す
るゲート出力を得る。The voltage control amplifier 6 compares the inverter output voltage setting signal Vs and the impark output voltage detection signal f to obtain a voltage control signal. The multiplier 7 uses the voltage control signal from the amplifier 6 as a multiplier, uses the sine wave signal from the D/A converter 4 as a multiplicand, and amplifies the amplitude of the sine wave signal in accordance with the voltage control signal. The comparator 8 obtains a PWM waveform by comparing the levels of the sine wave output of the multiplier 7 and the triangular wave output of the D/A converter 45. The gate circuit 9 receives I)WM from the comparator 8.
A gate output is obtained that drives the switch elements of the inverter main circuit according to the waveform.
ここで、ROM 3に書込まれる三角波データは、ピー
ク部分にパルスを重畳したサンプルデータにされる。こ
のROM3のサンプルデータによる三角波は、D/A変
換W5に第2図中に示すように、ピーク点で一定幅一定
晶さの嵩上げ期間を持つ。Here, the triangular wave data written to the ROM 3 is made into sample data in which a pulse is superimposed on the peak portion. As shown in FIG. 2, the triangular wave based on the sample data in the ROM 3 has a rising period of constant width and constant crystallinity at the peak point, as shown in FIG.
この上うム三角波に対して、制御率1以下では第2図中
に破線で示すようにピークレベルPr以下にあって従来
と同様に正弦波振幅に対応した幅変化によるPWM波が
得られる。そして、制御率lを越えた正弦波(第2図の
実線)には嵩上げ期間のパルス幅で区切られた[’WM
波になる。即ち、制御率1以上にされるも正弦波の振幅
とPWM波の相関性低下を少なくし、インバータ出力電
圧波形の歪み率増大を抑制するし、インバータビーク電
流の急激な増加を抑制したPWM波形を得ることができ
る。In contrast to the above-mentioned triangular wave, when the control rate is less than 1, a PWM wave whose width is below the peak level Pr and which corresponds to the sine wave amplitude is obtained, as shown by the broken line in FIG. 2, as in the prior art. Then, the sine wave exceeding the control rate l (solid line in Figure 2) is separated by the pulse width of the raising period ['WM
Become a wave. That is, even when the control rate is set to 1 or more, the correlation between the amplitude of the sine wave and the PWM wave is reduced, the distortion rate increase of the inverter output voltage waveform is suppressed, and the PWM waveform suppresses a sudden increase in the inverter peak current. can be obtained.
G1発明の効果
以上のとおり、本発明によれば、三角波のピーク点に一
定幅、一定高さの嵩」二げ期間を持たせて正弦波とレベ
ル比較するようにしたため、制御率1以1−にされる正
弦波にもPWMのパルス幅比率の対応づけを良好にし、
正弦波とPWM波の相関性を高め、インバータ出力電圧
波形の改善及びインバータビーク電流の急激な増加抑制
を図ることができる。Effects of the G1 Invention As described above, according to the present invention, the peak point of the triangular wave has a bulk period of a constant width and constant height to compare the level with the sine wave. The PWM pulse width ratio is well matched to the sine wave that is set to −,
By increasing the correlation between the sine wave and the PWM wave, it is possible to improve the inverter output voltage waveform and suppress a rapid increase in the inverter peak current.
第1図は本発明の一実施例を示す回路図、第2図は実施
例の各波形図、第3図は制御率く1の波形図、第4図は
制御率〉lの従来の波形図である。
l・・・カウンタ、2,3・・・ROM、4.5・・・
D/A変換器、
6・・・電圧制御アンプ、
7・・・乗算器、
・・コンパレータ、
9・・・ゲート回路。
外2名
第1図
実施例の回路図
f
9−一一ゲート回路
第2図
実施例の各波形図
第3図
制御率く1の各波形図
第4図
制御率〉1の各波形図FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 is a waveform diagram of the embodiment, FIG. 3 is a waveform diagram for a control rate of 1, and FIG. 4 is a conventional waveform for a control rate of l. It is a diagram. l...Counter, 2, 3...ROM, 4.5...
D/A converter, 6... Voltage control amplifier, 7... Multiplier,... Comparator, 9... Gate circuit. Fig. 1 Circuit diagram of the embodiment f 9-11 gate circuit Fig. 2 Waveform diagrams of the embodiment Fig. 3 Waveform diagrams of the control rate 1 Fig. 4 Waveform diagrams of the control rate 1
Claims (1)
一定振幅の三角波とをレベル比較して主回路スイッチの
制御用PWM波を得るPWM方式インバータにおいて、
前記三角波はピーク点で一定幅かつ一定振幅の嵩上げ期
間を持つ波形発生手段を備えたことを特徴とするPWM
方式インバータ。(1) A sine wave with an amplitude according to the output voltage control signal,
In a PWM inverter that obtains a PWM wave for controlling the main circuit switch by comparing the level with a triangular wave of constant amplitude,
PWM characterized in that the triangular wave is provided with a waveform generating means having a rising period of constant width and constant amplitude at the peak point.
method inverter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1167487A JPH0336965A (en) | 1989-06-29 | 1989-06-29 | Pwm inverter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1167487A JPH0336965A (en) | 1989-06-29 | 1989-06-29 | Pwm inverter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0336965A true JPH0336965A (en) | 1991-02-18 |
Family
ID=15850595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1167487A Pending JPH0336965A (en) | 1989-06-29 | 1989-06-29 | Pwm inverter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0336965A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AT510756A3 (en) * | 2010-11-16 | 2014-08-15 | Fachhochschule Technikum Wien | PWM MODULATOR WITH NONLINEAR CONVERSION FUNCTION |
-
1989
- 1989-06-29 JP JP1167487A patent/JPH0336965A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AT510756A3 (en) * | 2010-11-16 | 2014-08-15 | Fachhochschule Technikum Wien | PWM MODULATOR WITH NONLINEAR CONVERSION FUNCTION |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6385067B2 (en) | Analog/digital PWM control circuit of a winding | |
| KR20040090918A (en) | Multilevel class-D amplifier by meas of 2 physical layers | |
| EP0580192B1 (en) | A circuit device for preventing saturation of the transformer in a DC/AC converter having a feedback-regulated inverter | |
| US20130038391A1 (en) | Method and apparatus for reducing distortion in class d amplifier | |
| KR20040041065A (en) | Multi-level class-D amplifier by means of 3 physical levels | |
| JPS59104824A (en) | Triangular wave generator | |
| JP2001337735A (en) | Clock modulator | |
| JPH0336965A (en) | Pwm inverter | |
| JP2675455B2 (en) | Variable delay device | |
| JPH06244639A (en) | Frequency synthesizer | |
| JPH1169830A (en) | Inverter device | |
| JP2735238B2 (en) | Uninterruptible power supply control method | |
| JPH0756513Y2 (en) | Variable pulse width circuit | |
| JPH01311872A (en) | PWM signal calculation device | |
| JP2531590B2 (en) | PWM signal generation method | |
| JPS5887916A (en) | Digital-to-analog converter | |
| US20030058152A1 (en) | Analog/digital converter and method for controlling the same | |
| JP3129190B2 (en) | Digital modulation circuit | |
| JPH06216777A (en) | Oscillation detector | |
| JP3049667B2 (en) | Resonant inverter | |
| JPH03253286A (en) | Pulse width modulation drive circuit of dc motor | |
| JPH025675Y2 (en) | ||
| JPH06186980A (en) | Sounding body driving circuit | |
| JPS6269120A (en) | Signal processing method | |
| JPH0326016A (en) | Pulse width modulation circuit |