JP2712095B2 - Power converter - Google Patents
Power converterInfo
- Publication number
- JP2712095B2 JP2712095B2 JP4033884A JP3388492A JP2712095B2 JP 2712095 B2 JP2712095 B2 JP 2712095B2 JP 4033884 A JP4033884 A JP 4033884A JP 3388492 A JP3388492 A JP 3388492A JP 2712095 B2 JP2712095 B2 JP 2712095B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- reverse blocking
- voltage
- converter
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Inverter Devices (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、自己消弧形半導体素子
を用いた電力変換装置に係り、特に自己消弧形半導体素
子にかかる電圧を低減した電力変換装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power conversion device using a self-extinguishing semiconductor device, and more particularly to a power conversion device in which the voltage applied to the self-extinguishing semiconductor device is reduced.
【0002】[0002]
【従来の技術】図4は従来の電力変換装置の実施例を示
す構成図である。図において、1は直流電源、2はこの
直流電源1の出力を平滑する直流リアクトル、3は直流
電力を交流電力に変換する変換器、4は変換器3の出力
に設けられる交流リアクトル、5は交流電源或いは変換
器3の負荷である。2. Description of the Related Art FIG. 4 is a block diagram showing an embodiment of a conventional power converter. In the figure, 1 is a DC power supply, 2 is a DC reactor for smoothing the output of the DC power supply 1, 3 is a converter for converting DC power to AC power, 4 is an AC reactor provided at the output of the converter 3, and 5 is It is an AC power supply or a load of the converter 3.
【0003】変換器3を構成する各相ア―ムはU相スイ
ッチユニットSWU 、V相スイッチユニットSWV 、W
相スイッチユニットSWW 、X相スイッチユニットSW
X 、Y相スイッチユニットSWY 、Z相スイッチユニッ
トSWZ で構成している。[0003] Each phase arm constituting the converter 3 has a U-phase switch unit SWU, a V-phase switch unit SWV, W
Phase switch unit SWW, X-phase switch unit SW
It is composed of an X and Y phase switch unit SWY and a Z phase switch unit SWZ.
【0004】又、6〜17は変換器3を構成する逆阻止
形自己消弧形半導体素子で、例えば逆阻止形ゲ―トタ―
ンオフサイリスタ(以下、逆阻止形GTOと記す)で、
18〜29はダイオ―ド、30〜35はコンデンサであ
る。[0004] Reference numerals 6 to 17 denote reverse blocking self-extinguishing semiconductor elements constituting the converter 3, for example, a reverse blocking gate transistor.
Thyristor (hereinafter referred to as reverse blocking GTO)
Reference numerals 18 to 29 denote diodes, and reference numerals 30 to 35 denote capacitors.
【0005】ここで、変換器3の直流端子(P)と交流
端子(U)との間に接続される逆阻止形GTO6とダイ
オ―ド18の直列回路及びダイオ―ド19と逆阻止形G
TO7の直列回路と、これらの直列回路の直列接続点間
に接続されるコンデンサ30によりU相ア―ムを構成す
るU相スイッチユニットSWU を、変換器3の直流端子
(P)と交流端子(V)との間に接続される逆阻止形G
TO8とダイオ―ド20の直列回路及びダイオ―ド21
と逆阻止形GTO9の直列回路と、これらの直列回路の
直列接続点間に接続されるコンデンサ31によりV相ア
―ムを構成するV相スイッチユニットSWV を、変換器
3の直流端子(P)と交流端子(W)との間に接続され
る逆阻止形GTO10とダイオ―ド22の直列回路及び
ダイオ―ド23と逆阻止形GTO11の直列回路と、こ
れらの直列回路の直列接続点間に接続されるコンデンサ
32によりW相ア―ムを構成するW相スイッチユニット
SWW を、変換器3の交流端子(U)と直流端子(N)
との間に接続される逆阻止形GTO12とダイオ―ド2
4の直列回路及びダイオ―ド25と逆阻止形GTO13
の直列回路と、これらの直列回路の直列接続点間に接続
されるコンデンサ33によりX相ア―ムを構成するX相
スイッチユニットSWX を、変換器3の交流端子(V)
と直流端子(N)との間に接続される逆阻止形GTO1
4とダイオ―ド26の直列回路及びダイオ―ド27と逆
阻止形GTO15の直列回路と、これらの直列回路の直
列接続点間に接続されるコンデンサ34によりY相ア―
ムを構成するY相スイッチユニットSWY を、変換器3
の交流端子(W)と直流端子(N)との間に接続される
逆阻止形GTO16とダイオ―ド28の直列回路及びダ
イオ―ド29と逆阻止形GTO17の直列回路と、これ
らの直列回路の直列接続点間に接続されるコンデンサ3
5によりY相ア―ムを構成するY相スイッチユニットS
WY を構成する。Here, a series circuit of a reverse blocking GTO 6 and a diode 18 connected between a DC terminal (P) and an AC terminal (U) of the converter 3, and a diode 19 and a reverse blocking G
A U-phase switch unit SWU, which forms a U-phase arm by a series circuit of TO7 and a capacitor 30 connected between series connection points of these series circuits, is connected to a DC terminal (P) and an AC terminal ( V) and the reverse blocking type G
Series circuit of TO8 and diode 20 and diode 21
And a series circuit of the reverse blocking type GTO 9 and a V-phase switch unit SWV constituting a V-phase arm by a capacitor 31 connected between the series connection points of these series circuits. Between the series circuit of the reverse blocking GTO 10 and the diode 22 and the series circuit of the diode 23 and the reverse blocking GTO 11 connected between the power supply and the AC terminal (W), and between the series connection points of these series circuits. The W-phase switch unit SWW, which forms a W-phase arm by the connected capacitor 32, is connected to an AC terminal (U) and a DC terminal (N) of the converter 3.
Reverse blocking GTO12 and diode 2 connected between
4 series circuit and diode 25 and reverse blocking GTO13
And a capacitor 33 connected between the series connection points of these series circuits and an X-phase switch unit SWX forming an X-phase arm.
-Blocking GTO1 connected between the power supply and a DC terminal (N)
4 and a series circuit of a diode 26 and a series circuit of a diode 27 and a reverse blocking GTO 15 and a capacitor 34 connected between series connection points of these series circuits.
The Y-phase switch unit SWY constituting the system is connected to the converter 3
Series circuit of reverse blocking GTO 16 and diode 28 and series circuit of diode 29 and reverse blocking GTO 17 connected between AC terminal (W) and DC terminal (N), and series circuit of these. 3 connected between series connection points of
5, a Y-phase switch unit S constituting a Y-phase arm
Configure WY.
【0006】次に、前述のように構成された変換器3
で、直流電源1の電力を交流に変換して交流電源5に供
給する、いわゆる逆変換を行う場合の動作について説明
する。図4において、VDは変換器3の直流入力電圧、
IDは変換器3の直流入力電流、VCUはU相コンデン
サ30の電圧、VCVはV相コンデンサ31の電圧、V
UVは変換器3のU相とV相の間の線間電圧、IUは変
換器3のU相出力電流、IVは変換器3のV相出力電
流、VVは交流電源5のV相電圧である。Next, the converter 3 constructed as described above is used.
The operation of converting the power of the DC power supply 1 to AC and supplying the AC power to the AC power supply 5, that is, the so-called reverse conversion, will be described. In FIG. 4, VD is the DC input voltage of the converter 3,
ID is the DC input current of the converter 3, VCU is the voltage of the U-phase capacitor 30, VCV is the voltage of the V-phase capacitor 31,
UV is the line voltage between the U-phase and V-phase of the converter 3, IU is the U-phase output current of the converter 3, IV is the V-phase output current of the converter 3, and VV is the V-phase voltage of the AC power supply 5. is there.
【0007】図5は図4の変換器3の逆変換動作時の各
部の波形図である。同図において、IUは変換器3のU
相出力電流、IVは変換器3のV相出力電流、VVは交
流電源5のV相電圧、VCUはU相コンデンサ30の電
圧、VCVはV相コンデンサ31の電圧、−VUVは変
換器3のV相とU相間の線間電圧、ICUは交流電源5
の電圧によりダイオ―ド19及び18が順バイアスされ
たときにU相コンデンサ30に流入する電流、同様にI
CYはダイオ―ド27及び26が順バイアスされたとき
にY相コンデンサ34に流入する電流、VGUはU相逆
阻止形GTO6及び7にかかる電圧、VDUはU相ダイ
オ―ド18及び19にかかる電圧、VDは変換器3の直
流入力電圧、IDは変換器3の直流入力電流である。FIG. 5 is a waveform diagram of each part at the time of the inverse conversion operation of the converter 3 of FIG. In the figure, IU is U of converter 3
Phase output current, IV is the V-phase output current of the converter 3, VV is the V-phase voltage of the AC power supply 5, VCU is the voltage of the U-phase capacitor 30, VCV is the voltage of the V-phase capacitor 31, and -VUV is the voltage of the converter 3. Line voltage between V-phase and U-phase, ICU is AC power supply 5
The current flowing into the U-phase capacitor 30 when the diodes 19 and 18 are forward-biased by the
CY is a current flowing into the Y-phase capacitor 34 when the diodes 27 and 26 are forward biased, VGU is a voltage applied to the U-phase reverse blocking GTOs 6 and 7, and VDU is applied to the U-phase diodes 18 and 19. Voltage and VD are the DC input voltage of the converter 3 and ID is the DC input current of the converter 3.
【0008】図6は、図4の変換器3の逆変換動作時に
おける転流動作を説明するための波形図で、U相からV
相への転流が行われる図5の“A”の部分の拡大図であ
る。図6において、IU,IV,VV,VCU,VC
V,−VUV,ICU、ICYは、図5の同一記号と同
一である。以下図4乃至図6を参照して、図4の変換器
3の逆変換動作時の転流動作を説明する。U相からV相
への転流が開始される時刻t1 の以前は、逆阻止形GT
O6,7,16,17とダイオ―ド18.19,28,
29がオンしており、U相電流IUは、逆阻止形GTO
6とダイオ―ド18の直列回路と、ダイオ―ド19と逆
阻止形GTO7の直列回路に分流して流れる。又、W相
電流は、Z相の逆阻止形GTO16とダイオ―ド28の
直列回路と、ダイオ―ド29と逆阻止形GTO17の直
列回路に分流して流れる。このとき、IUとIDは等し
い。時刻t1 において、逆阻止形GTO6及び7をオフ
し、逆阻止形GTO8及び9をオンすると、コンデンサ
31の電圧VCVがIVを増加しかつIUを減少する方
向に加わる。このためIVが流れ電流値が増加し、一方
IUは減少する。コンデンサ30はIUにより充電され
その電圧VCUが増加する。VCUもVCVと同様にI
Vを増加しかつIUを減少する方向に加わる。このとき
U相に対するV相の線間電圧−VUVはVCVとVCU
の和となる。IUは時刻t2 において零になる。コンデ
ンサ31はIVにより引続き放電され、時刻t3 におい
てその電圧VCVが零になるとダイオ―ド20及び21
が導通し、IVは逆阻止形GTO8とダイオ―ド20の
直列回路と、ダイオ―ド21と逆阻止形GTO9の直列
回路に分流して流れる状態となり転流が完了する。一方
時刻t1 からt2 までの期間はV相とU相の間に−VU
Vで示す転流電圧が発生し、このためV相とW相の間の
電圧が増加しコンデンサ34の電圧より高くなる。従っ
て、ダイオ―ド27及び26が順バイアスされコンデン
サ34にICYで示す電流が流れる。時刻t2 において
IUが零になりダイオ―ド18及び19がオフすると、
−VUVが小さくなりV相とW相の間の電圧も小さくな
る、このためICYが減少し時刻t4 において零にな
る。ICYが流れることによりIVはこの分だけ電流値
が減少する。次に時刻t5 において、−VUVがVCU
より大きくなると、ダイオ―ド19及び18が順バイア
スされコンデンサ30にICUで示す電流が流れ、VC
Uは−VUVの増加に従って増加する。ICUは時刻t
6において一旦零になるが、時刻t7 からt8 までの期
間再び流れる。次に時刻t1 から電気角で60度経過し
た時刻t9 においてZ相からX相への転流が行われる。
このときW相とU相間に転流電圧が発生し、これにより
V相とU相の間の電圧が増加してダイオ―ド19及び1
8が順バイアスされコンデンサ30に充電電流ICUが
流れる。FIG. 6 is a waveform diagram for explaining a commutation operation at the time of the inverse conversion operation of converter 3 in FIG.
It is an enlarged view of the part of "A" of FIG. 5 in which commutation to a phase is performed. In FIG. 6, IU, IV, VV, VCU, VC
V, -VUV, ICU and ICY are the same as the same symbols in FIG. The commutation operation during the reverse conversion operation of the converter 3 of FIG. 4 will be described below with reference to FIGS. Before time t1 when commutation from the U-phase to the V-phase starts, the reverse blocking GT
O6, 7, 16, 17 and diodes 18.19, 28,
29 is on, and the U-phase current IU is the reverse blocking GTO
6 and a series circuit of a diode 18 and a series circuit of a diode 19 and a reverse blocking GTO 7. Further, the W-phase current is divided and flows to a series circuit of the Z-phase reverse blocking GTO 16 and the diode 28 and a series circuit of the diode 29 and the reverse blocking GTO 17. At this time, IU and ID are equal. At time t1, when the reverse blocking GTOs 6 and 7 are turned off and the reverse blocking GTOs 8 and 9 are turned on, the voltage VCV of the capacitor 31 increases in the direction of increasing IV and decreasing IU. As a result, IV flows and the current value increases, while IU decreases. Capacitor 30 is charged by IU and its voltage VCU increases. VCU is also I like VCV.
Participants increase V and decrease IU. At this time, the V-phase line voltage -VUV with respect to the U-phase is VCV and VCU.
Is the sum of IU goes to zero at time t2. Capacitor 31 is continuously discharged by the IV, and when its voltage VCV becomes zero at time t3, diodes 20 and 21 are discharged.
Is conducted, and the IV is divided and flows into the series circuit of the reverse blocking GTO 8 and the diode 20 and the series circuit of the diode 21 and the reverse blocking GTO 9 to complete the commutation. On the other hand, during the period from time t1 to t2, -VU
A commutation voltage indicated by V is generated, so that the voltage between the V phase and the W phase increases and becomes higher than the voltage of the capacitor 34. Accordingly, the diodes 27 and 26 are forward-biased, and a current indicated by ICY flows through the capacitor 34. At time t2, IU goes to zero and diodes 18 and 19 turn off.
-VUV decreases and the voltage between the V and W phases also decreases, so that ICY decreases to zero at time t4. As the ICY flows, the current value of the IV decreases by that amount. Next, at time t5, -VUV changes to VCU.
When it becomes larger, the diodes 19 and 18 become forward biased, and the current indicated by ICU flows through the capacitor 30, and VC
U increases with increasing -VUV. ICU is at time t
It once becomes zero at 6, but flows again during the period from time t7 to t8. Next, at time t9 when 60 electrical degrees have elapsed from time t1, commutation from the Z phase to the X phase is performed.
At this time, a commutation voltage is generated between the W phase and the U phase, so that the voltage between the V phase and the U phase increases, and the diodes 19 and 1
8 is forward biased and the charging current ICU flows through the capacitor 30.
【0009】これは、時刻t1 からt4 までの期間コン
デンサ34に充電電流ICYが流れたのと全く同じ現象
である。時刻t10において、ICUは零になるが、この
ときVCUは−VUVの波高値よりも高い電圧に充電さ
れる。コンデンサ30の電圧VCUは逆阻止形GTO6
と7に順方向に加わり、その結果逆阻止形GTO6と7
には図5のVGUで示すような電圧が加わることにな
る。ここでVGUの最大値は、ダイオ―ド19と18が
順バイアスされ導通しているときに生じ、VCUの最大
値に等しい。This is exactly the same phenomenon as charging current ICY flowing through capacitor 34 during the period from time t1 to time t4. At time t10, the ICU becomes zero. At this time, the VCU is charged to a voltage higher than the peak value of -VUV. The voltage VCU of the capacitor 30 is a reverse blocking GTO6
And 7 in the forward direction, so that the reverse blocking GTOs 6 and 7
Is applied with a voltage as shown by VGU in FIG. Here, the maximum value of VGU occurs when diodes 19 and 18 are forward biased and conducting, and is equal to the maximum value of VCU.
【0010】[0010]
【発明が解決しようとする課題】以上述べたように従来
の電力変換装置は、変換器3を構成するU相、V相、W
相ア―ム即ち、正側ア―ムの転流時に発生する転流電圧
がX相、Y相、Z相ア―ム即ち、負側ア―ムに加わり、
負側ア―ムのコンデンサが充電され負側ア―ムの逆阻止
形GTOにかかる電圧が高くなる。同様に負側ア―ムの
転流時に発生する転流電圧が正側ア―ムに加わり、正側
ア―ムのコンデンサが充電され正側ア―ムの逆阻止形G
TOにかかる電圧が高くなる。このため所定の順電圧耐
量の逆阻止形GTOを使用した場合、電圧が高くなる分
だけ回路電圧を下げて使用しなければならないから、電
力変換装置の出力を低減しなけばならない。As described above, in the conventional power converter, the U-phase, V-phase and W-phase
The commutation voltage generated during the commutation of the phase arm, that is, the positive arm, is applied to the X-phase, Y-phase, and Z-phase arms, that is, the negative arm,
The capacitor of the negative arm is charged and the voltage applied to the reverse blocking GTO of the negative arm increases. Similarly, the commutation voltage generated at the time of commutation of the negative arm is applied to the positive arm, the capacitor of the positive arm is charged, and the reverse blocking type G of the positive arm is applied.
The voltage applied to TO increases. Therefore, when a reverse blocking GTO having a predetermined forward voltage tolerance is used, the circuit voltage must be reduced and used by an amount corresponding to an increase in the voltage, so that the output of the power converter must be reduced.
【0011】本発明は以上述べた従来の欠点を除去する
ためになされたものであり、正側ア―ムの転流電圧が負
側ア―ムに加わらないようにし、かつ、負側ア―ムの転
流電圧が正側ア―ムに加わらないようにして、電力変換
装置をより高い回路電圧で使用できる電力変換装置を提
供することを目的とするものである。The present invention has been made to eliminate the above-mentioned drawbacks of the prior art, and is intended to prevent the commutation voltage of the positive arm from being applied to the negative arm and to reduce the negative arm. It is an object of the present invention to provide a power converter that can use the power converter at a higher circuit voltage by preventing the commutation voltage of the power converter from being applied to the positive arm.
【0012】[0012]
【課題を解決するための手段】本発明はこの目的を達成
するために、第1の逆阻止形自己消弧半導体素子と第1
のダイオ―ドからなる第1の直列回路と、この第1の直
列回路に並列接続される第2のダイオ―ドと第2の逆阻
止形自己消弧半導体素子からなる第2の直列回路と、前
記第1の逆阻止形自己消弧半導体素子と第1のダイオ―
ドの直列接続点と、前記第2のダイオ―ドと第2の逆阻
止形自己消弧半導体素子の直列接続点との間に接続され
るコンデンサから成るスイッチユニットと、このスイッ
チユニットに直列接続されるリアクトルで電力変換装置
の各相ア―ムを構成したことを特徴とするものである。According to the present invention, there is provided a first reverse blocking self-extinguishing semiconductor device comprising:
A first series circuit comprising a diode and a second series circuit comprising a second diode connected in parallel with the first series circuit and a second reverse blocking self-extinguishing semiconductor device. A first reverse blocking self-extinguishing semiconductor device and a first diode;
And a switch unit comprising a capacitor connected between a series connection point of the second diode and a series connection point of the second diode and the second reverse blocking type self-extinguishing semiconductor device, and a series connection to the switch unit. Each phase arm of the power converter is constituted by a reactor to be used.
【0013】[0013]
【作用】前述のように、正側スイッチユニット及び負側
スイッチユニットにそれぞれリアクトルを接続すること
により、正側ア―ムと負側ア―ムの転流時の相互干渉が
なくなり、逆阻止形自己消弧半導体素子にかかる電圧を
低減できる。As described above, by connecting the reactors to the positive side switch unit and the negative side switch unit, mutual interference during commutation of the positive side arm and the negative side arm is eliminated, and the reverse blocking type is provided. The voltage applied to the self-extinguishing semiconductor element can be reduced.
【0014】[0014]
【実施例】以下本発明の一実施例を図4と同一部に同一
記号を付して示す図1を参照して説明する。DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below with reference to FIG.
【0015】図1において、1は直流電源、2はこの直
流電源1の出力を平滑する直流リアクトル、3は直流電
力を交流電力に変換する変換器、5は交流電源或いは変
換器3の負荷である。ここで、U相スイッチユニットS
U とリアクトル36の直列回路を、直流端子(P)と交
流端子(U)との間に接続して変換器3のU相ア―ムを
構成し、V相スイッチユニットSV とリアクトル37の
直列回路を、直流端子(P)と交流端子(V)との間に
接続して変換器3のV相ア―ムを構成し、W相スイッチ
ユニットSW とリアクトル38の直列回路を、直流端子
(P)と交流端子(W)との間に接続して変換器3のW
相ア―ムを構成し、リアクトル39とX相スイッチユニ
ットSX の直列回路を交流端子(U)と直流端子(N)
との間に接続してX相ア―ムを構成し、リアクトル40
とY相スイッチユニットSY の直列回路を交流端子
(V)と直流端子(N)との間に接続してY相ア―ムを
構成し、リアクトル41とZ相スイッチユニットSZ の
直列回路を交流端子(W)と直流端子(N)との間に接
続してZ相ア―ムを構成する。In FIG. 1, 1 is a DC power supply, 2 is a DC reactor for smoothing the output of the DC power supply 1, 3 is a converter for converting DC power to AC power, 5 is an AC power supply or a load of the converter 3. is there. Here, the U-phase switch unit S
A series circuit of U and reactor 36 is connected between a DC terminal (P) and an AC terminal (U) to form a U-phase arm of converter 3, and a V-phase switch unit SV and reactor 37 are connected in series. The circuit is connected between a DC terminal (P) and an AC terminal (V) to form a V-phase arm of the converter 3, and a series circuit of the W-phase switch unit SW and the reactor 38 is connected to a DC terminal ( P) and the AC terminal (W) to connect
A phase arm is formed, and a series circuit of the reactor 39 and the X-phase switch unit SX is composed of an AC terminal (U) and a DC terminal (N).
To form an X-phase arm.
And a series circuit of the Y-phase switch unit SY are connected between an AC terminal (V) and a DC terminal (N) to form a Y-phase arm, and a series circuit of the reactor 41 and the Z-phase switch unit SZ is connected to the AC terminal. A Z-phase arm is formed by connecting between the terminal (W) and the DC terminal (N).
【0016】又、U相スイッチユニットSU を、逆阻止
形GTO6とダイオ―ド18の直列回路及びこの直列回
路に並列接続される、ダイオ―ド19と逆阻止形GTO
7の直列回路と、これらの直列回路の直列接続点間に接
続されるコンデンサ30で構成し、V相スイッチユニッ
トSv を、逆阻止形GTO8とダイオ―ド20の直列回
路及びこの直列回路に並列接続される、ダイオ―ド21
と逆阻止形GTO9の直列回路と、これらの直列回路の
直列接続点間に接続されるコンデンサ31で構成し、
W相スイッチユニットSW を、逆阻止形GTO10ダイ
オ―ド22の直列回路及びこの直列回路に並列接続され
る、ダイオ―ド23と逆阻止形GTO11の直列回路
と、これらの直列回路の直列接続点間に接続されるコン
デンサ32で構成し、X相スイッチユニットSX を、逆
阻止形GTO12ダイオ―ド24の直列回路及びこの直
列回路に並列接続される、ダイオ―ド25と逆阻止形G
TO13の直列回路と、これらの直列回路の直列接続点
間に接続されるコンデンサ33で構成し、Y相スイッチ
ユニットSY を、逆阻止形GTO14ダイオ―ド26の
直列回路及びこの直列回路に並列接続される、ダイオ―
ド27と逆阻止形GTO15の直列回路と、これらの直
列回路の直列接続点間に接続されるコンデンサ34で構
成し、Z相スイッチユニットSZ を、逆阻止形GTO1
6ダイオ―ド28の直列回路及びこの直列回路に並列接
続される、ダイオ―ド29と逆阻止形GTO17の直列
回路と、これらの直列回路の直列接続点間に接続される
コンデンサ35で構成する。A U-phase switch unit SU is connected to a series circuit of a reverse blocking GTO 6 and a diode 18 and a diode 19 and a reverse blocking GTO connected in parallel to this series circuit.
7 and a capacitor 30 connected between the series connection points of these series circuits. A V-phase switch unit Sv is connected in parallel with the series circuit of the reverse blocking GTO 8 and the diode 20 and the series circuit. Diode 21 to be connected
And a series circuit of the reverse blocking GTO 9 and a capacitor 31 connected between the series connection points of these series circuits,
The W-phase switch unit SW is connected to a series circuit of a reverse blocking GTO10 diode 22, a series circuit of a diode 23 and a reverse blocking GTO11 connected in parallel to this series circuit, and a series connection point of these series circuits. The X-phase switch unit SX is constituted by a capacitor 32 connected therebetween, and a series circuit of a reverse blocking GTO 12 diode 24 and a diode 25 and a reverse blocking G connected in parallel to this series circuit.
It comprises a series circuit of TO13 and a capacitor 33 connected between the series connection points of these series circuits. The Y-phase switch unit SY is connected in parallel with the series circuit of the reverse blocking GTO14 diode 26 and this series circuit. Dio
And a capacitor 34 connected between the series connection points of these series circuits, and the Z-phase switch unit SZ is connected to the reverse blocking GTO 15.
It comprises a series circuit of six diodes 28, a series circuit of a diode 29 and a reverse blocking GTO 17 connected in parallel with this series circuit, and a capacitor 35 connected between the series connection points of these series circuits. .
【0017】次に、前述のように構成された変換器3
で、直流電源1の電力を交流に変換して交流電源5に供
給する、いわゆる逆変換を行う場合の動作について説明
する。図1において、VDは変換器3の直流入力電圧、
IDは変換器3の直流入力電流、VCUはU相コンデン
サ30の電圧、VCVはV相コンデンサ31の電圧、V
UVは変換器3のU相ア―ムの逆阻止形GTO7のカソ
―ドとリアクトル36の接続点とV相ア―ムの逆阻止形
GTO9のカソ―ドとリアクトル37の接続点の線間電
圧、IUは変換器3のU相出力電流、IVは変換器3の
V相出力電流、VVは交流電源5のV相電圧である。Next, the converter 3 configured as described above is used.
The operation of converting the power of the DC power supply 1 to AC and supplying the AC power to the AC power supply 5, that is, the so-called reverse conversion, will be described. In FIG. 1, VD is the DC input voltage of the converter 3,
ID is the DC input current of the converter 3, VCU is the voltage of the U-phase capacitor 30, VCV is the voltage of the V-phase capacitor 31,
UV is the line between the junction of the U-phase arm reverse blocking GTO 7 cathode and reactor 36 of the converter 3 and the V-phase arm reverse blocking GTO 9 cathode and reactor 37 connection point. Voltage, IU is the U-phase output current of converter 3, IV is the V-phase output current of converter 3, and VV is the V-phase voltage of AC power supply 5.
【0018】図2は図1の変換器3の逆変換動作時の各
部の波形図である。図2において、IUは変換器3のU
相出力電流、IVは変換器3のV相出力電流、VVは交
流電源5のV相電圧、VCUはU相コンデンサ30の電
圧、VCVはV相コンデンサ31の電圧、−VUVは変
換器3のV相ア―ムの逆阻止形GTO9のカソ―ドとリ
アクトル37の接続点とU相ア―ムの逆阻止形GTO7
のカソ―ドとリアクトル36の接続点の線間電圧、IC
Uは交流電源5の電圧によりダイオ―ド19及び18が
順バイアスされたときにU相コンデンサ30に流入する
電流、同様にICYはダイオ―ド27及び26が順バイ
アスされたときにY相コンデンサ34に流入する電流、
VGUはU相逆阻止形GTO6及び7にかかる電圧、V
DUはU相ダイオ―ド18及び19にかかる電圧、VD
は変換器3の直流入力電圧、IDは変換器3の直流入力
電流である。FIG. 2 is a waveform diagram of each part during the inverse conversion operation of the converter 3 of FIG. In FIG. 2, IU is the U of converter 3.
Phase output current, IV is the V-phase output current of the converter 3, VV is the V-phase voltage of the AC power supply 5, VCU is the voltage of the U-phase capacitor 30, VCV is the voltage of the V-phase capacitor 31, and -VUV is the voltage of the converter 3. Connection point between cathode of V-phase arm reverse blocking GTO 9 and reactor 37 and reverse blocking GTO 7 of U-phase arm
Line voltage at the connection point between the cathode and the reactor 36, IC
U is a current flowing into the U-phase capacitor 30 when the diodes 19 and 18 are forward-biased by the voltage of the AC power supply 5, and ICY is a Y-phase capacitor when the diodes 27 and 26 are forward-biased. Current flowing into 34,
VGU is the voltage applied to the U-phase reverse blocking GTOs 6 and 7;
DU is the voltage applied to U-phase diodes 18 and 19, VD
Is a DC input voltage of the converter 3, and ID is a DC input current of the converter 3.
【0019】図3は図1の変換器3の転流動作を説明す
るための波形図で、U相からV相への転流が行われる図
2の“B”部分の拡大図である。図において、IU,I
V,VV,VCU,VCV,−VUV,ICU,ICY
は図2の同一記号と同一である。FIG. 3 is a waveform diagram for explaining the commutation operation of the converter 3 of FIG. 1, and is an enlarged view of the "B" portion of FIG. 2 in which commutation from the U phase to the V phase is performed. In the figure, IU, I
V, VV, VCU, VCV, -VUV, ICU, ICY
Is the same as the same symbol in FIG.
【0020】以下図1乃至図3を参照して本発明の電力
変換装置の逆変換時の転流動作を説明する。U相からV
相への転流が開始される時刻t11の以前は、逆阻止形G
TO6,7,16,17とダイオ―ド18,19,2
8,29がオンしており、U相電流IUは、逆阻止形G
TO6とダイオ―ド18の直列回路と、ダイオ―ド19
と逆阻止形GTO7の直列回路に分流して流れる。また
W相電流は、逆阻止形GTO16とダイオ―ド28の直
列回路とダイオ―ド29と逆阻止形GTO17の直列回
路に分流して流れる。この時IUとIDは等しい。時刻
t11において、逆阻止形GTO6及び7をオフし、逆阻
止形GTO8及び9をオンすると、コンデンサ31の電
圧VCVがV相電流IVを増加しかつIUを減少する方
向に加わる。このため、IVが流れ電流値が増加し、一
方IUは減少する。コンデンサ30はIUにより充電さ
れその電圧VCUが増加する。VCUもVCVと同様に
IVを増加しかつIUを減少する方向に加わる。U相に
対するV相の線間電圧−VUVはVCVとVCUの和と
なる。IUは時刻t12において零になる。コンデンサ3
1はIVにより引続き放電される、時刻t13においてそ
の電圧VCVが零になるとダイオ―ド20及び21が導
通し、IVは逆阻止形GTO8とダイオ―ド20の直列
回路と、ダイオ―ド21と逆阻止形GTO9の直列回路
に分流して流れる状態となり転流が完了する。次に時刻
t14において、−VUVがVCUより大きくなると、ダ
イオ―ド19及び18が順バイアスされコンデンサ30
にICUで示す電流が流れ、VCUは−VUVの増加に
従って増加する。ICUは時刻t15において一旦零にな
るが、時刻t16からt18までの期間再び流れる。次に時
刻t11から電気角で60度経過した時刻t17においてZ
相からX相への転流が行われるが、負側ア―ムと正側ア
―ムはリアクトル41,39及びリアクトル36,37
により分離されているため−VUVには負側ア―ムの転
流電圧は現れない。時刻t19から再びICUが流れ時刻
t20において零になり充電が完了する。このときVCU
は−VCVの波高値に等しい値に充電される。コンデン
サ30の電圧VCUは逆阻止形GTO6と7に順方向に
加わり、その結果逆阻止形GTO6と7には図2のVG
Uで示すような電圧が加わることになる。ここで、VG
Uの最大値はVCUの最大値に等しい。尚、前述説明で
は、スイチング素子として逆阻止形GTOを例としてい
るが、他の自己消弧形素子を使用しても同様の効果を得
ることができるものである。Hereinafter, a commutation operation at the time of reverse conversion of the power converter of the present invention will be described with reference to FIGS. From U phase to V
Before time t11 when commutation to the phase starts, the reverse blocking G
TO6,7,16,17 and diodes 18,19,2
8, 29 are on, and the U-phase current IU
Series circuit of TO6 and diode 18 and diode 19
And flows into the series circuit of the reverse blocking type GTO7. Further, the W-phase current is divided and flows through a series circuit of the reverse blocking GTO 16 and the diode 28 and a series circuit of the diode 29 and the reverse blocking GTO 17. At this time, IU and ID are equal. At time t11, when the reverse blocking GTOs 6 and 7 are turned off and the reverse blocking GTOs 8 and 9 are turned on, the voltage VCV of the capacitor 31 increases in the direction of increasing the V-phase current IV and decreasing IU. Thus, the IV flows and the current value increases, while the IU decreases. Capacitor 30 is charged by IU and its voltage VCU increases. The VCU, like the VCV, increases in the IV and decreases in the IU. The V-phase line voltage −VUV with respect to the U-phase is the sum of VCV and VCU. IU becomes zero at time t12. Capacitor 3
1 is continuously discharged by the IV. When the voltage VCV becomes zero at time t13, the diodes 20 and 21 become conductive, and the IV becomes a series circuit of the reverse blocking GTO 8 and the diode 20, and the diode 21 and the diode 21. A state where the current is diverted into the series circuit of the reverse blocking GTO 9 and the flow is completed is completed. Next, at time t14, when -VUV becomes larger than VCU, diodes 19 and 18 are forward-biased and capacitor 30 is turned on.
, A current indicated by ICU flows, and VCU increases with an increase in -VUV. The ICU temporarily goes to zero at time t15, but flows again during the period from time t16 to t18. Next, at time t17 when 60 electrical degrees have elapsed from time t11, Z
The commutation from the phase to the X phase is performed. The negative arm and the positive arm are connected to the reactors 41 and 39 and the reactors 36 and 37.
, The commutation voltage of the negative arm does not appear at -VUV. The ICU flows again from time t19 and becomes zero at time t20 to complete charging. At this time, VCU
Is charged to a value equal to the peak value of -VCV. The voltage VCU of the capacitor 30 is applied to the reverse blocking GTOs 6 and 7 in the forward direction, so that the reverse blocking GTOs 6 and 7 have VG of FIG.
A voltage as shown by U is applied. Where VG
The maximum value of U is equal to the maximum value of VCU. In the above description, the reverse blocking type GTO is used as an example of the switching element, but the same effect can be obtained by using another self-extinguishing element.
【0021】又、本発明の電力変換装置を構成するア―
ムは、図1の実施例に限定するものではなく、スイッチ
ユニットとリアクトルの接続関係を逆にしても同様に実
施出来るものである。即ち、リアクトルは交流端子とス
イッチユニットの間に接続することに限定するものでは
なく、直流端子とスイッチユニットの間に接続しても同
様に実施出来るのである。Also, the arc constituting the power conversion device of the present invention.
The system is not limited to the embodiment of FIG. 1, but can be implemented similarly even if the connection relation between the switch unit and the reactor is reversed. That is, the reactor is not limited to being connected between the AC terminal and the switch unit, but can be similarly implemented by connecting between the DC terminal and the switch unit.
【0022】[0022]
【発明の効果】以上説明してたように、本発明による電
力変換装置は、正側のア―ムと負側ア―ムをリアクトル
により分離することにより、正側ア―ムの転流電圧が負
側ア―ムに与える影響と、負側ア―ムの転流電圧が正側
ア―ムのに与える影響を避けることができる。従って、
前述のように逆阻止形GTOにかかる電圧を低く抑える
ことができる。図5で述べた従来の電力変換装置による
運転例のVGUの最大値に対して、図2の本発明の電力
変換装置の運転例では、交流電源5の電圧と各部の電流
が等しい条件で運転してVGUの最大値は図5の72%
であった。VGUの最大値は使用する逆阻止形GTOの
電圧定格によって制限されるが、同一の逆阻止形GTO
を使用してVGUの最大値を等しくするものとすれば、
本発明の電力変換装置は交流電源5の電圧を139%に
することができる。従って従来の電力変換装置より39
%余計に出力を得ることがで、その経済的効果は大き
い。As described above, the power conversion device according to the present invention separates the positive arm and the negative arm by the reactor, so that the commutation voltage of the positive arm is reduced. Of the negative arm and the effect of the commutation voltage of the negative arm on the positive arm. Therefore,
As described above, the voltage applied to the reverse blocking GTO can be kept low. In contrast to the maximum value of VGU in the operation example of the conventional power converter described in FIG. 5, the operation example of the power converter of the present invention in FIG. 2 operates under the condition that the voltage of the AC power supply 5 and the current of each section are equal. And the maximum value of VGU is 72% of FIG.
Met. The maximum value of VGU is limited by the voltage rating of the reverse blocking GTO used,
If the maximum value of VGU is made equal using
The power converter of the present invention can reduce the voltage of the AC power supply 5 to 139%. Therefore, 39 times more than the conventional power converter.
By obtaining an extra% output, the economic effect is great.
【図1】本発明の電力変換装置の一実施を示す構成図。FIG. 1 is a configuration diagram showing one embodiment of a power conversion device of the present invention.
【図2】本発明の電力変換装置の逆変換動作時の各部の
波形図。FIG. 2 is a waveform diagram of each part during the reverse conversion operation of the power conversion device of the present invention.
【図3】本発明の電力変換装置の逆変換動作時の転流動
作における各部の波形図。FIG. 3 is a waveform diagram of each part in a commutation operation at the time of the reverse conversion operation of the power converter of the present invention.
【図4】従来の電力変換装置の構成図。FIG. 4 is a configuration diagram of a conventional power converter.
【図5】従来の電力変換装置の逆変換動作時の各部の波
形図。FIG. 5 is a waveform diagram of each unit during a reverse conversion operation of the conventional power converter.
【図6】従来の電力変換装置の逆変換動作時における転
流動作を説明するための波形図。FIG. 6 is a waveform diagram for explaining a commutation operation at the time of a reverse conversion operation of the conventional power converter.
1 ……直流電源 2 ……直流リアクトル 3 ……変換器 4 ……交流リアクトル 5 ……交流電源 6〜17 ……逆阻止形GTO 18〜29 ……ダイオ―ド 30〜35 ……コンデンサ 36〜41 ……リアクトル 1 DC power supply 2 DC reactor 3 Converter 4 AC reactor 5 AC power supply 6-17 Reverse blocking GTO 18-29 Diode 30-35 Capacitor 36- 41 ...... Reactor
Claims (1)
と第1のダイオ―ドからなる第1の直列回路と、この第
1の直列回路に並列接続される第2のダイオ―ドと第2
の逆阻止形自己消弧半導体素子からなる第2の直列回路
と、前記第1の逆阻止形自己消弧半導体素子と第1のダ
イオ―ドの直列接続点と、前記第2のダイオ―ドと第2
の逆阻止形自己消弧半導体素子の直列接続点との間に接
続されるコンデンサから成るスイッチユニットと、この
スイッチユニットに直列接続されるリアクトルで電力変
換装置の各相ア―ムを構成したことを特徴とする電力変
換装置。1. A first series circuit comprising a first reverse blocking type self-extinguishing semiconductor device and a first diode, and a second diode connected in parallel to the first series circuit. Second
A second series circuit comprising a reverse blocking type self-extinguishing semiconductor device, a series connection point of the first reverse blocking type self-extinguishing semiconductor device and a first diode, and a second diode. And the second
A switch unit consisting of a capacitor connected between the reverse blocking type self-extinguishing semiconductor element and a series connection point of the above, and a reactor connected in series with the switch unit to constitute each phase arm of the power converter. A power converter characterized by the above-mentioned.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4033884A JP2712095B2 (en) | 1992-02-21 | 1992-02-21 | Power converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4033884A JP2712095B2 (en) | 1992-02-21 | 1992-02-21 | Power converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH05236760A JPH05236760A (en) | 1993-09-10 |
| JP2712095B2 true JP2712095B2 (en) | 1998-02-10 |
Family
ID=12398953
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4033884A Expired - Fee Related JP2712095B2 (en) | 1992-02-21 | 1992-02-21 | Power converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2712095B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1962414A4 (en) | 2005-12-14 | 2009-09-23 | Toshiba Mitsubishi Elec Inc | Power converting apparatus |
-
1992
- 1992-02-21 JP JP4033884A patent/JP2712095B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH05236760A (en) | 1993-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2023074636A1 (en) | Power conversion device and control method | |
| CN111478609B (en) | Active neutral point clamping type three-level converter and control method and control device thereof | |
| US6392907B1 (en) | NPC inverter control system | |
| JP3665934B2 (en) | 3-level inverter device | |
| CN100477474C (en) | Three-level neutral point clamped inverter circuit | |
| US20090090546A1 (en) | Substrate for ac/ac multiple-phase power converter | |
| JPH09322547A (en) | Multi-level inverter | |
| JPH1014260A (en) | Switching module and power converter using the module | |
| CN1309155C (en) | Switching power supply circuit and inverter device | |
| US5287260A (en) | GTO rectifier and inverter | |
| JP3239757B2 (en) | AC current source circuit | |
| JPH07312878A (en) | Snubber circuit of 3-level inverter | |
| JP2020014045A (en) | Bidirectional switch circuit | |
| JP2003230276A (en) | Power converter control method | |
| CN113661643A (en) | Method for current limiting in the event of transient voltage changes at the alternating current output of a multilevel inverter and multilevel inverter | |
| JP2712095B2 (en) | Power converter | |
| JP4491718B2 (en) | 3-level converter | |
| JP2002199737A (en) | Power converter | |
| JP2619165B2 (en) | Power converter | |
| JP2686015B2 (en) | Power converter | |
| JP3396635B2 (en) | Power converter | |
| JP3177085B2 (en) | Power converter | |
| JP2718857B2 (en) | Power converter | |
| CN113922682B (en) | Direct cascade type modular multilevel converter of three-phase bridge circuit | |
| JP3170368B2 (en) | Inverter device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081031 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081031 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091031 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101031 Year of fee payment: 13 |
|
| LAPS | Cancellation because of no payment of annual fees |