[go: up one dir, main page]

JP2003203959A - Sample for observing crystal defects on the surface layer of a semiconductor wafer and its manufacturing method - Google Patents

Sample for observing crystal defects on the surface layer of a semiconductor wafer and its manufacturing method

Info

Publication number
JP2003203959A
JP2003203959A JP2002003472A JP2002003472A JP2003203959A JP 2003203959 A JP2003203959 A JP 2003203959A JP 2002003472 A JP2002003472 A JP 2002003472A JP 2002003472 A JP2002003472 A JP 2002003472A JP 2003203959 A JP2003203959 A JP 2003203959A
Authority
JP
Japan
Prior art keywords
crystal defect
mark
semiconductor wafer
sample
crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002003472A
Other languages
Japanese (ja)
Other versions
JP3753239B2 (en
Inventor
Hiroyuki Goto
浩之 後藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Coorstek KK
Original Assignee
Toshiba Ceramics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Ceramics Co Ltd filed Critical Toshiba Ceramics Co Ltd
Priority to JP2002003472A priority Critical patent/JP3753239B2/en
Publication of JP2003203959A publication Critical patent/JP2003203959A/en
Application granted granted Critical
Publication of JP3753239B2 publication Critical patent/JP3753239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)

Abstract

(57)【要約】 【課題】表層欠陥をレーザ光等で観察する際、半導体ウ
ェーハ表層にある結晶欠陥の正確な位置を決定できる半
導体ウェーハ表層結晶欠陥観察用試料とこの試料の作製
方法を提供するものである。 【解決手段】鏡面研磨された半導体ウェーハ表面に、研
磨面が格子状に露出するように設けられた金属膜パター
ンと、前記研磨面に存在し観察がなされる結晶欠陥と、
この結晶欠陥近傍に形成され光学顕微鏡等で観察可能な
第1のマークと、この第1のマークと結晶欠陥との間で
結晶欠陥近傍に光学顕微鏡等では観察できない第2のマ
ークを有することを特徴とする半導体ウェーハ表層結晶
欠陥観察用試料である。また、この試料の作製方法及び
この試料を用いた結晶欠陥の位置決定方法である。
(57) [Summary] [Problem] To provide a sample for observing a crystal defect on a surface layer of a semiconductor wafer and a method for producing the sample, which can determine an accurate position of a crystal defect on the surface layer of the semiconductor wafer when observing a surface layer defect by laser light or the like. Is what you do. A metal film pattern is provided on a mirror-polished semiconductor wafer surface such that a polished surface is exposed in a lattice pattern, and a crystal defect present on the polished surface and observed.
A first mark formed near the crystal defect and observable with an optical microscope or the like, and a second mark between the first mark and the crystal defect that is not observable with an optical microscope or the like near the crystal defect. This is a sample for observing crystal defects on the surface layer of a semiconductor wafer. Also, there are a method for manufacturing this sample and a method for determining the position of a crystal defect using this sample.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は半導体ウェーハの評
価方法に係わり、特に結晶欠陥検出用のマークを形成す
る半導体ウェーハ表層結晶欠陥観察用試料とその作製方
法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor wafer evaluation method, and more particularly to a semiconductor wafer surface layer crystal defect observation sample for forming a crystal defect detection mark and a method for producing the same.

【0002】[0002]

【従来の技術】一般に電子デバイスはシリコンウェーハ
を用いて製造されるが、このウェーハの鏡面研磨面の表
層に存在する結晶欠陥はデバイス形成後の回路不良の原
因となることが多い。そのため、表層に存在する結晶欠
陥を正確に測定し、その挙動を明確に知ることは、不良
発生防止策を構築する上で極めて重要である。
2. Description of the Related Art Generally, electronic devices are manufactured using silicon wafers, and crystal defects existing on the surface layer of the mirror-polished surface of the wafer often cause circuit defects after device formation. Therefore, it is extremely important to accurately measure the crystal defects existing in the surface layer and clearly know the behavior thereof in order to construct a defect occurrence prevention measure.

【0003】この様な表層欠陥を測定する方法として
は、例えば可視光トモグラフ装置を用い、鏡面研磨面に
レーザ光を入射し、その散乱光をウェーハの鏡面研磨面
直上より観察する方法が採られている。そして、この装
置にレーザマーキング機能を付加し、結晶欠陥を観察し
つつウェーハ表面の任意の位置にマーキングを行うこと
ができる装置も存在する。これにより透過型電子顕微鏡
等で欠陥を観察できるようウェーハを加工する際の指標
を、ウェーハ表面にレーザで容易に形成することができ
る。
As a method of measuring such surface layer defects, for example, a visible light tomographic apparatus is used, laser light is incident on the mirror-polished surface, and the scattered light is observed from directly above the mirror-polished surface of the wafer. ing. There is also an apparatus that adds a laser marking function to this apparatus and can perform marking at an arbitrary position on the wafer surface while observing crystal defects. This makes it possible to easily form an index for processing the wafer on the wafer surface with a laser so that defects can be observed with a transmission electron microscope or the like.

【0004】しかしながら、上記の装置で欠陥近傍にマ
ーキングする際、光学顕微鏡等で観察できるほど大きな
マークを形成すると、レーザ照射により飛び散ったシリ
コン層がレーザマーク近傍のシリコン表面に付着し、そ
の散乱光のため欠陥とマークの同時観察が不鮮明とな
る。また、このような状態にならないような大きさのマ
ークを形成した場合、特に結晶欠陥とマークが同じ程度
の散乱強度となり、観察後に正確な位置を決めやすいよ
うな大きさで形成した場合、そのマークは光学顕微鏡で
観察することが難しく、走査型電子顕微鏡等での観察が
必要となる。しかも、実際には走査型電子顕微鏡でも明
確に観察できない(非常にうっすらとしか確認できな
い)ほど小さいため、レーザマーキングだけではそのレ
ーザマークを見つけ出すだけでも難しく、よって表層欠
陥の正確な位置を決めることが難しい。
However, when a mark near a defect is formed by the above-mentioned apparatus, if a mark large enough to be observed with an optical microscope is formed, the silicon layer scattered by laser irradiation adheres to the silicon surface near the laser mark and its scattered light Therefore, simultaneous observation of defects and marks becomes unclear. Further, when a mark having a size that does not bring about such a state is formed, especially when the crystal defect and the mark have a scattering intensity of the same degree, and the size is such that an accurate position can be easily determined after observation, It is difficult to observe the mark with an optical microscope, and it is necessary to observe it with a scanning electron microscope or the like. Moreover, in reality, it is so small that it cannot be clearly observed even with a scanning electron microscope (it can be confirmed only very faintly), so it is difficult to find the laser mark by laser marking alone, and therefore the exact position of the surface layer defect can be determined. Is difficult.

【0005】[0005]

【発明が解決しようとする課題】そこで、表層欠陥をレ
ーザ光等で評価する際、半導体ウェーハ表層にある結晶
欠陥の正確な位置を決定できる半導体ウェーハ表層結晶
欠陥観察用試料とこの試料の作製方法が要望されてい
た。
Therefore, when a surface defect is evaluated by laser light or the like, a semiconductor wafer surface crystal defect observing sample capable of determining an accurate position of a crystal defect in the semiconductor wafer surface layer and a method for producing this sample are disclosed. Was requested.

【0006】本発明は上述した事情を考慮してなされた
もので、表層欠陥をレーザ光等で観察する際、半導体ウ
ェーハ表層にある結晶欠陥の正確な位置を決定できる半
導体ウェーハ表層結晶欠陥観察用試料、この試料の作製
方法を提供することを目的とする。
The present invention has been made in consideration of the above-mentioned circumstances, and is for observing a crystal defect in a surface layer of a semiconductor wafer, which can determine an accurate position of a crystal defect in the surface layer of the semiconductor wafer when observing the surface layer defect with a laser beam or the like. It is an object to provide a sample and a method for manufacturing the sample.

【0007】[0007]

【課題を解決するための手段】上記目的を達成するた
め、本発明の1つの態様によれば、鏡面研磨された半導
体ウェーハ表面に、研磨面が格子状に露出するように設
けられた金属膜パターンと、前記研磨面に存在し観察が
なされる結晶欠陥と、この結晶欠陥近傍に形成され光学
顕微鏡等で観察可能な第1のマークと、この第1のマー
クと結晶欠陥との間で結晶欠陥近傍に光学顕微鏡等では
観察できない第2のマークを有することを特徴とする半
導体ウェーハ表層結晶欠陥観察用試料が提供される。こ
れにより、表層欠陥をレーザ光等で観察する際、半導体
ウェーハ表層にある結晶欠陥の正確な位置を決定でき
る。
To achieve the above object, according to one aspect of the present invention, a metal film is provided on a mirror-polished semiconductor wafer surface such that the polished surface is exposed in a lattice pattern. A pattern, a crystal defect existing on the polished surface and observed, a first mark formed in the vicinity of the crystal defect and observable by an optical microscope, and a crystal between the first mark and the crystal defect. Provided is a sample for observing a crystal defect in a surface layer of a semiconductor wafer, which has a second mark near the defect which cannot be observed by an optical microscope or the like. Thereby, when observing the surface layer defect with a laser beam or the like, it is possible to determine the accurate position of the crystal defect in the surface layer of the semiconductor wafer.

【0008】好適な一例では、上記第1のマーク及び第
2のマークの大きさは、結晶欠陥と第2のマークを同時
にレーザ光の散乱として観察でき、かつ、結晶欠陥と第
1のマーク及び第2のマークを一体的に観察できるよう
な大きさである。これにより、第2のマークの影響を受
けることなく第1のマークを目印として結晶欠陥と同時
に観察することで、正確な結晶欠陥の位置を割り出すこ
とができる。
In a preferred example, the sizes of the first mark and the second mark are such that the crystal defect and the second mark can be observed simultaneously as scattering of laser light, and the crystal defect and the first mark and The size is such that the second mark can be integrally observed. Thus, by observing the first mark as a mark at the same time as the crystal defect without being affected by the second mark, it is possible to accurately determine the position of the crystal defect.

【0009】また、他の好適な一例では、上記第1のマ
ークは、ビッカース硬度計により形成された圧痕とし、
結晶欠陥から150〜200μm離間して形成される。
これにより、マーキング時に発塵が生じにくく、また、
容易にマーキングができる。
Further, in another preferable example, the first mark is an indentation formed by a Vickers hardness meter,
It is formed apart from the crystal defects by 150 to 200 μm.
As a result, dust is less likely to occur during marking, and
Marking can be done easily.

【0010】また、他の好適な一例では、上記第2のマ
ークは、結晶欠陥を対称点として4個十字状に配設され
る。これにより、走査型電子顕微鏡により容易かつ確実
に結晶欠陥を割出しこの結晶欠陥を含む小さな試料を切
出せる。
In another preferred example, the second marks are arranged in a cross shape with four crystal defects as symmetry points. As a result, a crystal defect can be easily and reliably indexed by a scanning electron microscope, and a small sample containing the crystal defect can be cut out.

【0011】本発明の他の態様によれば、鏡面研磨され
た半導体ウェーハの表面に、研磨面が格子状に露出する
ように金属膜パターンを形成し、格子状の研磨面のいず
れかに存在し観察を行う結晶欠陥を決定し、この結晶欠
陥近傍に光学顕微鏡等で観察可能な第1のマークを形成
し、この第1のマークと結晶欠陥との間で結晶欠陥近傍
に光学顕微鏡等では観察できない第2のマークを形成す
ることを特徴とする半導体ウェーハ表層結晶欠陥観察用
試料の作製方法が提供される。これにより、半導体ウェ
ーハ表層にある結晶欠陥の正確な位置を決定できる。
According to another aspect of the present invention, a metal film pattern is formed on the surface of a mirror-polished semiconductor wafer so that the polishing surface is exposed in a grid pattern, and the metal film pattern is present on any of the grid-like polishing surfaces. Then, a crystal defect to be observed is determined, a first mark observable with an optical microscope or the like is formed in the vicinity of the crystal defect, and an optical microscope or the like is provided between the first mark and the crystal defect in the vicinity of the crystal defect. There is provided a method for producing a sample for observing a crystal defect in a surface layer of a semiconductor wafer, which comprises forming a second mark that cannot be observed. Thereby, the exact position of the crystal defect in the surface layer of the semiconductor wafer can be determined.

【0012】[0012]

【発明の実施の形態】以下、本発明に係わる半導体ウェ
ーハ表層結晶欠陥観察用試料の実施形態について添付図
面を参照して説明する。
BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of a semiconductor wafer surface layer crystal defect observing sample according to the present invention will be described below with reference to the accompanying drawings.

【0013】図1は本発明に係わる半導体ウェーハ表層
結晶欠陥観察用試料の概念図である。
FIG. 1 is a conceptual diagram of a sample for observing a crystal defect in a surface layer of a semiconductor wafer according to the present invention.

【0014】本発明に係わる半導体ウェーハ表層結晶欠
陥観察用試料1は、鏡面研磨された半導体ウェーハ2
と、この半導体ウェーハ2の表面に、研磨面3が格子状
に露出するように設けられた金属膜パターン4と、研磨
面3に存在し観察がなされる結晶欠陥5と、この結晶欠
陥5近傍に形成され光学顕微鏡等で観察可能な第1のマ
ーク6と、この第1のマーク6と結晶欠陥5との間で結
晶欠陥5近傍に光学顕微鏡等では観察できない第2のマ
ーク7を有している。
A sample 1 for observing crystal defects in the surface layer of a semiconductor wafer according to the present invention is a mirror-polished semiconductor wafer 2
And a metal film pattern 4 provided on the surface of the semiconductor wafer 2 so that the polishing surface 3 is exposed in a lattice pattern, crystal defects 5 existing on the polishing surface 3 and observed, and the vicinity of the crystal defect 5. Has a first mark 6 formed on the surface thereof and observable with an optical microscope or the like, and a second mark 7 between the first mark 6 and the crystal defect 5 in the vicinity of the crystal defect 5 which cannot be observed with the optical microscope or the like. ing.

【0015】金属膜パターン4は、例えば、アルミニウ
ムからなり、その一辺は約2mmであり、金属膜パター
ン4間に形成される研磨面3の幅は200μm以上であ
り、例えば、500μmに形成されている。研磨面3の
幅は結晶欠陥5を検出するのに必要なレーザ光が金属で
散乱されるのを防ぐために200μm以上が必要であ
る。金属蒸着パターン4は指標(大まかな目印)となり
結晶欠陥の位置決定を容易にする。
The metal film patterns 4 are made of aluminum, for example, and each side is about 2 mm, and the width of the polishing surface 3 formed between the metal film patterns 4 is 200 μm or more, for example, 500 μm. There is. The width of the polished surface 3 is required to be 200 μm or more in order to prevent the laser light necessary for detecting the crystal defects 5 from being scattered by the metal. The metal vapor deposition pattern 4 serves as an index (rough mark) to facilitate the position determination of crystal defects.

【0016】第1のマーク6は、結晶欠陥5から150
〜200μm程度離れ結晶欠陥5を対称点としてX軸方
向に2個形成されている。この第1のマーク6により光
学顕微鏡等を用いるような簡便な方法で観察でき、さら
にこの第1のマーク6を指標としてレーザマーク(第2
のマーク)を走査型電子顕微鏡で観察することで、レー
ザマークから正確な結晶欠陥位置を割り出すことができ
る。結晶欠陥5からの距離を150〜200μmとした
のは、観察結果を画像データで取り込むことができる最
大視野が装置の関係上約250×500μmほどの範囲
に限られており、結晶欠陥を含めた形で画像を得るには
第1のマーク6と結晶欠陥5との距離は最大で250μ
mであるからである。また、第1のマーク6と結晶欠陥
5から150〜200μm程度離間しているので、ビッ
カース硬度計により圧痕として光学顕微鏡等で観察可能
な大きさに形成しても、発塵などにより散乱光のために
結晶欠陥の観察が妨げられることがない。結晶欠陥5と
第1のマーク6の離間距離が150μmより小さいと、
第1のマーク(ビッカース圧痕)の散乱強度は通常結晶
欠陥よりも非常に大きいため、散乱光により結晶欠陥の
観察に支障をきたす。離間距離が200μmを超えると
結晶欠陥と第1のマーク及び第2のマークを一体的に観
察でき難くなる。
The first mark 6 has crystal defects 5 to 150.
Two of them are formed in the X-axis direction with the crystal defect 5 as a symmetry point, separated by about 200 μm. The first mark 6 can be observed by a simple method such as using an optical microscope, and the laser mark (second mark) can be used by using the first mark 6 as an index.
By observing the mark (1) with a scanning electron microscope, an accurate crystal defect position can be determined from the laser mark. The distance from the crystal defect 5 is set to 150 to 200 μm because the maximum field of view in which the observation result can be captured as image data is limited to about 250 × 500 μm due to the device, and the crystal defect is included. In order to obtain an image in a shape, the distance between the first mark 6 and the crystal defect 5 is 250 μ at maximum.
This is because m. Further, since it is separated from the first mark 6 and the crystal defect 5 by about 150 to 200 μm, even if the mark is formed in a size that can be observed by an optical microscope as an indentation by a Vickers hardness meter, scattered light due to dust etc. Therefore, the observation of crystal defects is not hindered. If the distance between the crystal defect 5 and the first mark 6 is smaller than 150 μm,
Since the scattering intensity of the first mark (Vickers indentation) is usually much larger than that of crystal defects, scattered light interferes with the observation of crystal defects. If the separation distance exceeds 200 μm, it becomes difficult to integrally observe the crystal defect and the first mark and the second mark.

【0017】第2のマーク7は、例えば、結晶欠陥5か
ら20μm離れ、結晶欠陥5を対称点としてXY軸上に
十字状に4個形成されている。この第2のマークは、光
学顕微鏡等では観察できない第1のマーク6に比べて小
さく形成されているので、結晶欠陥5の十分近傍にマー
キングできるため、結晶欠陥5の存在する位置をμm単
位の精度で決定することができる。また、第2のマーク
7を光学顕微鏡等では観察できない程度に小さく形成す
ることにより、第1のマーク6の影響を受けることなく
結晶欠陥5と第2のマーク7を同時にレーザ光の散乱と
して観察できる。さらに、第2のマーク7を透過型電子
顕微鏡で観察することにより結晶欠陥5の位置を正確に
割り出すことができる。
For example, four second marks 7 are formed in a cross shape on the XY axes with the crystal defect 5 being 20 μm away from the crystal defect 5 as a symmetry point. Since the second mark is formed smaller than the first mark 6 that cannot be observed with an optical microscope or the like, the second mark can be marked sufficiently close to the crystal defect 5, and therefore the position where the crystal defect 5 exists is in μm units. It can be determined with accuracy. Further, by forming the second mark 7 so small that it cannot be observed by an optical microscope or the like, the crystal defect 5 and the second mark 7 can be observed simultaneously as laser light scattering without being affected by the first mark 6. it can. Furthermore, the position of the crystal defect 5 can be accurately determined by observing the second mark 7 with a transmission electron microscope.

【0018】次に本発明に係わる半導体ウェーハ表層結
晶欠陥観察用試料の作製方法について説明する。
Next, a method for producing a sample for observing crystal defects on the surface of a semiconductor wafer according to the present invention will be described.

【0019】図2に示す位置決定方法フロー図に沿い、
図1を参照して説明する。
Following the flow chart of the position determining method shown in FIG.
This will be described with reference to FIG.

【0020】鏡面研磨されたシリコンウェーハ2を用意
し、図3に示すように、研磨面3が格子状に露出するよ
うに真空蒸着装置を用いて金属膜パターンを形成する
(S1)。
A mirror-polished silicon wafer 2 is prepared and, as shown in FIG. 3, a metal film pattern is formed using a vacuum vapor deposition device so that the polished surface 3 is exposed in a lattice pattern (S1).

【0021】格子状の研磨面に存在する観察すべき結晶
欠陥を決定する(S2)。
Crystal defects to be observed existing on the lattice-shaped polished surface are determined (S2).

【0022】可視光トモグラフ装置を用い、結晶欠陥5
の位置座標を、金属膜格子を用いて読取り記録する。
Using a visible light tomography apparatus, crystal defects 5
The position coordinates of are read and recorded using a metal film grid.

【0023】この位置座標の決定は、ヘルトペンで目印
を打ちこれを原点とし、ステージを用い結晶欠陥近傍の
金属格子のXY座標を求め、さらに、この金属格子の角
部からの距離をXY座標によって求めておき記録する。
ヘルトペンの目印は結晶欠陥の割り出しに役立つので、
活用するのが好ましいが、近傍の金属格子のXY座標を
活用して、結晶欠陥を容易に見付け得る場合には、ヘル
トペンの目印は必ずしも設ける必要がない。
This position coordinate is determined by marking a mark with a helten pen and using this as an origin to obtain the XY coordinates of the metal lattice near the crystal defect using a stage. Furthermore, the distance from the corner of this metal lattice is determined by the XY coordinate. Request and record.
Since the mark of the helt pen helps to identify crystal defects,
It is preferable to use the marker, but when the crystal defect can be easily found by utilizing the XY coordinates of the metal lattice in the vicinity, the mark of the pen is not necessarily provided.

【0024】欠陥近傍に光学顕微鏡等で観察可能な第1
のマーク6を形成する(S3)。
The first area that can be observed in the vicinity of the defect with an optical microscope or the like.
The mark 6 is formed (S3).

【0025】光学顕微鏡を用いて、ヘルトペンの目印を
基準として近傍の金属格子を見付け、S2により、結晶
欠陥の位置を推定し、この結晶欠陥を対称点としてX軸
方向に2個形成する。第1のマーク6は、光学顕微鏡等
で簡便に観察可能なようにビッカース硬度計を使用し、
圧痕として形成するのが好ましい。ビッカース硬度計を
使用するのはマーキング時に発塵が生じにくいためと、
容易にマーキングできるためであり、コストの面を問題
にしないのであればFIB(FocusedIon B
eam)等の別の手法を用いても問題はない(ただし、
パーティクルの発生には気を付ける必要がある)。
Using an optical microscope, a neighboring metal lattice is found with reference to the mark of the pen and the position of the crystal defect is estimated by S2, and two crystal defects are formed as symmetrical points in the X-axis direction. The first mark 6 uses a Vickers hardness meter so that it can be easily observed with an optical microscope,
It is preferably formed as an indentation. The Vickers hardness tester is used because dust is less likely to occur during marking.
This is because marking can be done easily, and if cost is not an issue, FIB (Focused Ion B)
There is no problem even if another method such as
Be careful of particle generation).

【0026】結晶欠陥近傍に光学顕微鏡等では観察でき
ない第2のマーク7を形成する(S4)。
A second mark 7 that cannot be observed with an optical microscope or the like is formed near the crystal defect (S4).

【0027】観察を決定した結晶欠陥5と同時に第1の
マーク6を可視光トモグラフで観察できることを確認し
た後、第1のマーク6と結晶欠陥5との間の結晶欠陥5
の近傍、例えば20μmのところにレーザ光により結晶
欠陥5の散乱強度と同程度の散乱強度となるような第2
のマーク7を複数形成する。
After confirming that the first mark 6 can be observed by the visible light tomography at the same time as the crystal defect 5 which is determined to be observed, the crystal defect 5 between the first mark 6 and the crystal defect 5 is confirmed.
In the vicinity of, for example, 20 μm at the second position so that the scattering intensity becomes similar to the scattering intensity of the crystal defect 5 by the laser light.
A plurality of marks 7 are formed.

【0028】上記のような工程により結晶欠陥観察用試
料1は作製される。
The crystal defect observing sample 1 is manufactured by the above steps.

【0029】可視光トモグラフ装置、透過型電子顕微鏡
等の観察装置を使用して第2のマークと結晶欠陥を同時
に観察することにより、結晶欠陥の位置を割り出す(S
5)。
The position of the crystal defect is determined by observing the second mark and the crystal defect at the same time using an observation device such as a visible light tomography device or a transmission electron microscope (S).
5).

【0030】結晶欠陥の観察に可視光トモグラフ装置を
用いる場合には、一般的な方法により、小さな試料を切
出さずに用いるため、フェルトペンの目印を見付け、こ
れを基準にして近傍の金属膜格子を見付け、さらに、こ
の金属膜格子の角部から観察され記録された距離にある
第1のマーク6及び第2のマーク7を目印として結晶欠
陥5と同時に観察することで、正確な結晶欠陥5の位置
を割り出す。
When a visible light tomography apparatus is used for observing crystal defects, a small sample is used without cutting out by a general method. Therefore, a marker of a felt pen is found, and a metal film in the vicinity is found based on this marker. By finding the lattice and further observing simultaneously with the crystal defect 5 by using the first mark 6 and the second mark 7 located at the recorded distance observed from the corner portion of the metal film lattice as a mark, an accurate crystal defect can be obtained. Determine the 5 position.

【0031】また、透過型電子顕微鏡を用いる場合に
は、一般的な方法により、第1のマーク6を目印として
小さな試料に切出して用いるので、走査型電子顕微鏡及
びFIBを用いて切出しを行うが、第2のマーク7を目
印として、走査型電子顕微鏡により容易かつ確実に結晶
欠陥を割出しこの結晶欠陥を含む小さな試料を切出すこ
とができる。特に第2のマーク7が結晶欠陥を対称点と
して十字状に配設されているので、結晶欠陥を中心に試
料を小さく切出すことができる。さらに、この切出され
た試料は透過型電子顕微鏡に移して観察されるが、第2
のマーク7により結晶欠陥5の位置を容易に割り出すこ
とができる。
When a transmission electron microscope is used, the first mark 6 is used as a mark to cut out a small sample according to a general method. Therefore, the cutting is performed using a scanning electron microscope and FIB. With the second mark 7 as a mark, a crystal defect can be easily and surely indexed by a scanning electron microscope, and a small sample including the crystal defect can be cut out. In particular, since the second marks 7 are arranged in a cross shape with the crystal defect as a symmetry point, the sample can be cut into small pieces centering on the crystal defect. Further, the cut out sample is transferred to a transmission electron microscope and observed.
The position of the crystal defect 5 can be easily determined by the mark 7 of.

【0032】[0032]

【実施例】チョクラルスキー法シリコンウェーハの鏡面
研磨面に真空蒸着装置でAlパターンをシリコン研磨面
が格子状に露出するように形成した。このパターン形成
には400μm程度の直径の針金で構成された金網をマ
スクとして用いた。このとき格子の一辺は約2mmであ
った。露出するシリコンウェーハ鏡面研磨面の幅は、結
晶欠陥検出に必要なレーザ光がアルミニウムで散乱され
るのを防ぐため200μm以上とした。
EXAMPLE An Al pattern was formed on a mirror-polished surface of a Czochralski method silicon wafer by a vacuum vapor deposition device so that the silicon-polished surface was exposed in a lattice pattern. For this pattern formation, a wire net made of wire having a diameter of about 400 μm was used as a mask. At this time, one side of the grid was about 2 mm. The width of the exposed mirror-polished surface of the silicon wafer was set to 200 μm or more in order to prevent the laser light necessary for crystal defect detection from being scattered by aluminum.

【0033】次に、可視光トモグラフ装置にてシリコン
表面にある任意の結晶欠陥を検出した。そして検出した
結晶欠陥のアルミニウムパターンに対する位置を決定
し、結晶欠陥を含むウェーハ表面上の直線を仮定し、結
晶欠陥から150〜200μm程度離れた同直線上の2
点にビッカース硬度計で第1のマーク(圧痕)を形成し
た。
Next, an arbitrary crystal defect on the silicon surface was detected with a visible light tomography apparatus. Then, the position of the detected crystal defect with respect to the aluminum pattern is determined, a straight line on the wafer surface including the crystal defect is assumed, and 2 on the same straight line separated from the crystal defect by about 150 to 200 μm.
First marks (indentations) were formed at the points with a Vickers hardness tester.

【0034】さらに、この第1のマークと観察すべき結
晶欠陥と同時に可視光トモグラフで観察できることを確
認した後、結晶欠陥近傍20μmのところにレーザで結
晶欠陥の散乱強度と同程度の散乱強度となるようなレー
ザマーク(第2のマーク)を、結晶欠陥を中心として十
字の形となるよう4個形成した。
Further, after confirming that the first mark and the crystal defect to be observed can be observed with a visible light tomography at the same time, a scattering intensity of about 20 μm in the vicinity of the crystal defect is obtained by a laser with a scattering intensity similar to that of the crystal defect. Four such laser marks (second marks) were formed in a cross shape centering on the crystal defect.

【0035】以上の作業を行った後、ビッカース圧痕、
レーザマーク、結晶欠陥を全て含んだ形で画像データを
取り込み、図4に示すような画像を得た。この画像と表
面のマークを基に結晶欠陥の位置をかなりの確度で知る
ことができた。
After the above work, Vickers indentation,
Image data was captured in a form including all laser marks and crystal defects to obtain an image as shown in FIG. Based on this image and the mark on the surface, it was possible to know the position of the crystal defect with considerable accuracy.

【0036】さらに、第三者に透過型電子顕微鏡観察用
薄片の加工を依頼した場合にも、結晶欠陥を厚さ1μm
の薄片の中にほぼ100%の確率で捕らえることが可能
となった。
Further, when a third party is requested to process a thin piece for observation with a transmission electron microscope, the crystal defect is 1 μm thick.
It became possible to catch it in the flakes with almost 100% probability.

【0037】[0037]

【発明の効果】本発明に係わる半導体ウェーハ表層結晶
欠陥観察用試料によれば、表層欠陥をレーザ光等で観察
する際、半導体ウェーハ表層にある結晶欠陥の正確な位
置を決定できる半導体ウェーハ表層結晶欠陥観察用試料
を提供することができる。
According to the semiconductor wafer surface crystal defect observing sample of the present invention, a semiconductor wafer surface crystal capable of determining the exact position of the crystal defect in the semiconductor wafer surface when observing the surface defect with a laser beam or the like. A defect observation sample can be provided.

【0038】また、本発明に係わる試料の作製方法によ
れば、半導体ウェーハ表層にある結晶欠陥の正確な位置
を決定できる半導体ウェーハ表層結晶欠陥観察用試料を
作製することができる。
Further, according to the sample manufacturing method of the present invention, it is possible to manufacture a semiconductor wafer surface crystal defect observing sample capable of determining an accurate position of a crystal defect in the semiconductor wafer surface layer.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係わる半導体ウェーハ表層結晶欠陥観
察用試料の概念図。
FIG. 1 is a conceptual diagram of a semiconductor wafer surface layer crystal defect observing sample according to the present invention.

【図2】本発明に係わる半導体ウェーハ表層結晶欠陥の
位置決定方法のフロー図。
FIG. 2 is a flow chart of a method for determining a position of a crystal defect on a surface layer of a semiconductor wafer according to the present invention.

【図3】本発明に係わる半導体ウェーハ表層結晶欠陥観
察用試料の作製に用いられる金属パターンの概念図。
FIG. 3 is a conceptual diagram of a metal pattern used for producing a sample for observing a crystal defect in a surface layer of a semiconductor wafer according to the present invention.

【図4】本発明に係わる半導体ウェーハ表層結晶欠陥の
位置決定方法を用いた実施例の結果図。
FIG. 4 is a result diagram of an example using the method for determining the position of a crystal defect on the surface layer of a semiconductor wafer according to the present invention.

【符号の説明】[Explanation of symbols]

1 半導体ウェーハ表層結晶欠陥観察用試料 2 半導体ウェーハ 3 研磨面 4 金属膜パターン 5 結晶欠陥 6 第1のマーク 7 第2のマーク 1 Semiconductor wafer surface layer crystal defect observation sample 2 Semiconductor wafer 3 Polished surface 4 metal film pattern 5 Crystal defects 6 first mark 7 Second mark

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 鏡面研磨された半導体ウェーハ表面に、
研磨面が格子状に露出するように設けられた金属膜パタ
ーンと、前記研磨面に存在し観察がなされる結晶欠陥
と、この結晶欠陥近傍に形成され光学顕微鏡等で観察可
能な第1のマークと、この第1のマークと結晶欠陥との
間で結晶欠陥近傍に光学顕微鏡等では観察できない第2
のマークを有することを特徴とする半導体ウェーハ表層
結晶欠陥観察用試料。
1. A mirror-polished semiconductor wafer surface,
A metal film pattern provided so that the polishing surface is exposed in a lattice pattern, a crystal defect existing on the polishing surface and observed, and a first mark formed in the vicinity of the crystal defect and observable with an optical microscope or the like. And the second mark that cannot be observed with an optical microscope in the vicinity of the crystal defect between the first mark and the crystal defect.
A semiconductor wafer surface layer crystal defect observing sample characterized by having the following mark.
【請求項2】 上記第1のマークは、ビッカース硬度計
により形成された圧痕であり、かつ、結晶欠陥から15
0〜200μm離間して形成されたことを特徴とする請
求項1に記載の半導体ウェーハ表層結晶欠陥観察用試
料。
2. The first mark is an indentation formed by a Vickers hardness tester, and is 15 from a crystal defect.
The semiconductor wafer surface layer crystal defect observing sample according to claim 1, wherein the sample is formed with a distance of 0 to 200 μm.
【請求項3】 上記第2のマークは、結晶欠陥を対称点
として4個十字状に配設されたことを特徴とする請求項
1または2に記載の半導体ウェーハ表層結晶欠陥観察用
試料。
3. The semiconductor wafer surface layer crystal defect observing sample according to claim 1, wherein the second marks are arranged in a cross shape with four crystal defects as symmetry points.
【請求項4】 鏡面研磨された半導体ウェーハの表面
に、研磨面が格子状に露出するように金属膜パターンを
形成し、格子状の研磨面のいずれかに存在し観察を行う
結晶欠陥を決定し、この結晶欠陥近傍に光学顕微鏡等で
観察可能な第1のマークを形成し、この第1のマークと
結晶欠陥との間で結晶欠陥近傍に光学顕微鏡等では観察
できない第2のマークを形成することを特徴とする半導
体ウェーハ表層結晶欠陥観察用試料の作製方法。
4. A metal film pattern is formed on the surface of a mirror-polished semiconductor wafer such that the polished surface is exposed in a lattice shape, and crystal defects existing on any of the lattice-shaped polished surfaces to be observed are determined. Then, a first mark that can be observed with an optical microscope or the like is formed in the vicinity of the crystal defect, and a second mark that cannot be observed with the optical microscope or the like is formed between the first mark and the crystal defect in the vicinity of the crystal defect. A method for producing a sample for observing a crystal defect in a surface layer of a semiconductor wafer, which comprises:
JP2002003472A 2002-01-10 2002-01-10 Sample for observing surface defect of semiconductor wafer and method for producing the same Expired - Fee Related JP3753239B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002003472A JP3753239B2 (en) 2002-01-10 2002-01-10 Sample for observing surface defect of semiconductor wafer and method for producing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002003472A JP3753239B2 (en) 2002-01-10 2002-01-10 Sample for observing surface defect of semiconductor wafer and method for producing the same

Publications (2)

Publication Number Publication Date
JP2003203959A true JP2003203959A (en) 2003-07-18
JP3753239B2 JP3753239B2 (en) 2006-03-08

Family

ID=27643055

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002003472A Expired - Fee Related JP3753239B2 (en) 2002-01-10 2002-01-10 Sample for observing surface defect of semiconductor wafer and method for producing the same

Country Status (1)

Country Link
JP (1) JP3753239B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7211460B2 (en) 2003-10-13 2007-05-01 Samsung Electronics Co. Ltd. Methods for exposing device features on a semiconductor device
JP2010507781A (en) * 2006-10-20 2010-03-11 エフ・イ−・アイ・カンパニー Method and sample structure for creating S / TEM sample
US8357913B2 (en) 2006-10-20 2013-01-22 Fei Company Method and apparatus for sample extraction and handling
JP2019035650A (en) * 2017-08-15 2019-03-07 一般財団法人電力中央研究所 Specimen creation method
US20220050035A1 (en) * 2020-08-14 2022-02-17 Changxin Memory Technologies, Inc. Method for preparing sample for wafer level failure analysis
CN114076697A (en) * 2020-08-14 2022-02-22 长鑫存储技术有限公司 Preparation method of semiconductor failure analysis sample
CN114964949A (en) * 2022-04-20 2022-08-30 上海华力微电子有限公司 Preparation method of defect sample and failure analysis method of interconnection structure defect
CN115547898A (en) * 2022-12-01 2022-12-30 中国电子科技集团公司第四十六研究所 A Rapid Marking Method for Wafer Defects
CN120928645A (en) * 2025-10-13 2025-11-11 三代光学科技(天津)有限公司 Piezoelectric ceramic-driven defect marking methods, systems, media, and devices

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7211460B2 (en) 2003-10-13 2007-05-01 Samsung Electronics Co. Ltd. Methods for exposing device features on a semiconductor device
US9275831B2 (en) 2006-10-20 2016-03-01 Fei Company Method for S/TEM sample analysis
US9349570B2 (en) 2006-10-20 2016-05-24 Fei Company Method and apparatus for sample extraction and handling
US8455821B2 (en) 2006-10-20 2013-06-04 Fei Company Method for S/TEM sample analysis
US8525137B2 (en) 2006-10-20 2013-09-03 Fei Company Method for creating S/TEM sample and sample structure
US8536525B2 (en) 2006-10-20 2013-09-17 Fei Company Method for creating S/TEM sample and sample structure
US8890064B2 (en) 2006-10-20 2014-11-18 Fei Company Method for S/TEM sample analysis
US8993962B2 (en) 2006-10-20 2015-03-31 Fei Company Method and apparatus for sample extraction and handling
US9006651B2 (en) 2006-10-20 2015-04-14 Fei Company Method for creating S/TEM sample and sample structure
EP2104946B1 (en) * 2006-10-20 2015-08-12 FEI Company Method for creating s/tem sample and sample structure
JP2010507781A (en) * 2006-10-20 2010-03-11 エフ・イ−・アイ・カンパニー Method and sample structure for creating S / TEM sample
US8357913B2 (en) 2006-10-20 2013-01-22 Fei Company Method and apparatus for sample extraction and handling
US9581526B2 (en) 2006-10-20 2017-02-28 Fei Company Method for S/TEM sample analysis
US9336985B2 (en) 2006-10-20 2016-05-10 Fei Company Method for creating S/TEM sample and sample structure
JP2019035650A (en) * 2017-08-15 2019-03-07 一般財団法人電力中央研究所 Specimen creation method
US20220050035A1 (en) * 2020-08-14 2022-02-17 Changxin Memory Technologies, Inc. Method for preparing sample for wafer level failure analysis
CN114076697A (en) * 2020-08-14 2022-02-22 长鑫存储技术有限公司 Preparation method of semiconductor failure analysis sample
US11835492B2 (en) * 2020-08-14 2023-12-05 Changxin Memory Technologies, Inc. Method for preparing sample for wafer level failure analysis
CN114964949A (en) * 2022-04-20 2022-08-30 上海华力微电子有限公司 Preparation method of defect sample and failure analysis method of interconnection structure defect
CN115547898A (en) * 2022-12-01 2022-12-30 中国电子科技集团公司第四十六研究所 A Rapid Marking Method for Wafer Defects
CN115547898B (en) * 2022-12-01 2023-08-11 中国电子科技集团公司第四十六研究所 Quick marking method for wafer defect
CN120928645A (en) * 2025-10-13 2025-11-11 三代光学科技(天津)有限公司 Piezoelectric ceramic-driven defect marking methods, systems, media, and devices

Also Published As

Publication number Publication date
JP3753239B2 (en) 2006-03-08

Similar Documents

Publication Publication Date Title
KR102235580B1 (en) Defect marking for semiconductor wafer inspection
JP3959355B2 (en) Measuring method of three-dimensional shape of fine pattern
US5847821A (en) Use of fiducial marks for improved blank wafer defect review
CN102362171B (en) Method of measuring defect density of single crystal
US6084679A (en) Universal alignment marks for semiconductor defect capture and analysis
JP6618380B2 (en) Pattern matching using slices of known shape for automated S / TEM acquisition and measurement
JPH08220006A (en) Method for analyzing minute foreign matter, analyzer and method for manufacturing semiconductor element or liquid crystal display element using these
CN112447542B (en) Semiconductor wafer inspection method and system
KR100382721B1 (en) Methods and systems for measuring microroughness of substrate surface combining particle counter and atomic force microscope measurements
CN1080927C (en) Method for detecting wafer defect
JP2000058509A (en) Crystal defect evaluation method and crystal defect evaluation device
JP3753239B2 (en) Sample for observing surface defect of semiconductor wafer and method for producing the same
CN103376217B (en) The pinpoint method for making of TEM sample
JP4254584B2 (en) Evaluation method of crystal defects
CN103871917A (en) Method for preparing semiconductor failure analysis sample
CN114450581B (en) Coordinate position recognition accuracy calibration method for laser surface inspection device and semiconductor wafer evaluation method
JP4604734B2 (en) Wafer evaluation method
JP7232901B2 (en) Method for fabricating semiconductor wafer features
JP2758844B2 (en) Semiconductor wafer slip line inspection method and semiconductor wafer evaluation method
JP2000510290A (en) Standard for calibration and checking of surface inspection equipment and method for the production of this standard
JPH07140085A (en) Surface measurement method for semiconductor wafers
JP2000236006A (en) Failure analysis method for semiconductor processing equipment
JP2003161704A (en) Method of detecting defect of semiconductor wafer
JP2005056883A (en) Inspection method of soi wafer and manufacturing method of soi wafer
JP2002151559A (en) Accessing method for prescribed position of semiconductor wafer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040907

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050831

A131 Notification of reasons for refusal

Effective date: 20050906

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Effective date: 20051104

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051206

A61 First payment of annual fees (during grant procedure)

Effective date: 20051207

Free format text: JAPANESE INTERMEDIATE CODE: A61

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20081222

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081222

Year of fee payment: 3

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20081222

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081222

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091222

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20101222

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20101222

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111222

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20111222

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 7

Free format text: PAYMENT UNTIL: 20121222

LAPS Cancellation because of no payment of annual fees