EP0932874B1
(en )
2003-05-28
A method and apparatus for routing of nets in an electronic device
US5784289A
(en )
1998-07-21
Method for estimating routability and congestion in a cell placement fo integrated circuit chip
US4908772A
(en )
1990-03-13
Integrated circuits with component placement by rectilinear partitioning
US6415422B1
(en )
2002-07-02
Method and system for performing capacitance estimations on an integrated circuit design routed by a global routing tool
Das et al.
2003
Design tools for 3-D integrated circuits
US4577276A
(en )
1986-03-18
Placement of components on circuit substrates
US5790841A
(en )
1998-08-04
Method for placement of clock buffers in a clock distribution system
JPH0766718A
(ja )
1995-03-10
プログラム可能論理用ウェファ・スケール構造
JPS6047444A
(ja )
1985-03-14
論理回路網構成要素の配置及び配線方法
Dai
1989
Hierarchical placement and floorplanning in BEAR
US5835378A
(en )
1998-11-10
Computer implemented method for leveling interconnect wiring density in a cell placement for an integrated circuit chip
Chang et al.
2004
MR: A new framework for multilevel full-chip routing
US20080134122A1
(en )
2008-06-05
Methods for Tiling Integrated Circuit Designs
Hong et al.
1997
TIGER: an efficient timing-driven global router for gate array and standard cell layout design
Cho et al.
1994
M/sup 2/R: Multilayer routing algorithm for high-performance MCMs
Eschermann et al.
1988
Hierarchical placement for macrocells: a'meet in the middle'approach
Kao et al.
1995
Cross point assignment with global rerouting for general-architecture designs
Minz et al.
2006
Block-level 3-D global routing with an application to 3-D packaging
Wang et al.
1996
Performance-driven interconnect global routing
HK1021664B
(zh )
2004-01-16
电子装置中的网络布线方法及设备
US5825659A
(en )
1998-10-20
Method for local rip-up and reroute of signal paths in an IC design
US6408426B1
(en )
2002-06-18
Method for determining locations of interconnect repeater farms during physical design of integrated circuits
EP1010109B1
(en )
2003-05-07
A method for storing of layout data, routing method and electronic device
JPH10144798A
(ja )
1998-05-29
グリッド化ポートのための自動レイアウトワイヤ最小化
Khokhani et al.
1981
Placement of variable size Circuits on LSI Masterslices