GB2466222B - A method and a system for managing resources at processing of a data transfer in a transaction based input/output chip - Google Patents
A method and a system for managing resources at processing of a data transfer in a transaction based input/output chipInfo
- Publication number
- GB2466222B GB2466222B GB0822763.9A GB0822763A GB2466222B GB 2466222 B GB2466222 B GB 2466222B GB 0822763 A GB0822763 A GB 0822763A GB 2466222 B GB2466222 B GB 2466222B
- Authority
- GB
- United Kingdom
- Prior art keywords
- resources
- resource
- transaction
- based input
- output chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/12—Protocol engines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Quality & Reliability (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Multi Processors (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Disclosed is a system for managing the resources processing data transfers in a transaction based input/output chip of a computer system. A transaction is associated with a resource, 18 the transaction being a request packet and a corresponding response packet. The system has a transaction table 10 for holding one resource for each request until the resource has been processed and a resource management 12 for storing information about the availability of these resources, which has become available before a predetermined timeout period T has been exceeded. The system has a FIFO (first-in first-out) memory 14 for buffering those resources, which have been made available after the first timeout period and a second timeout period Q have been exceeded. An arbiter circuit 16 for chooses the resources from the resource management, if any are available, if not the timed-out resources from the FIFO memory are used.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0822763.9A GB2466222B (en) | 2008-12-15 | 2008-12-15 | A method and a system for managing resources at processing of a data transfer in a transaction based input/output chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0822763.9A GB2466222B (en) | 2008-12-15 | 2008-12-15 | A method and a system for managing resources at processing of a data transfer in a transaction based input/output chip |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB0822763D0 GB0822763D0 (en) | 2009-01-21 |
| GB2466222A GB2466222A (en) | 2010-06-16 |
| GB2466222B true GB2466222B (en) | 2013-11-13 |
Family
ID=40326069
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB0822763.9A Active GB2466222B (en) | 2008-12-15 | 2008-12-15 | A method and a system for managing resources at processing of a data transfer in a transaction based input/output chip |
Country Status (1)
| Country | Link |
|---|---|
| GB (1) | GB2466222B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6247058B1 (en) * | 1998-03-30 | 2001-06-12 | Hewlett-Packard Company | Method and apparatus for processing network packets using time stamps |
| US20050074007A1 (en) * | 2003-07-29 | 2005-04-07 | Samuels Allen R. | Transaction boundary detection for reduction in timeout penalties |
| US20060069775A1 (en) * | 2004-06-17 | 2006-03-30 | Artobello Michael R | Apparatus, system, and method for automatically freeing a server resource locked awaiting a failed acknowledgement from a client |
-
2008
- 2008-12-15 GB GB0822763.9A patent/GB2466222B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6247058B1 (en) * | 1998-03-30 | 2001-06-12 | Hewlett-Packard Company | Method and apparatus for processing network packets using time stamps |
| US20050074007A1 (en) * | 2003-07-29 | 2005-04-07 | Samuels Allen R. | Transaction boundary detection for reduction in timeout penalties |
| US20060069775A1 (en) * | 2004-06-17 | 2006-03-30 | Artobello Michael R | Apparatus, system, and method for automatically freeing a server resource locked awaiting a failed acknowledgement from a client |
Also Published As
| Publication number | Publication date |
|---|---|
| GB0822763D0 (en) | 2009-01-21 |
| GB2466222A (en) | 2010-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI380179B (en) | Method of transferring data for deadlock avoidance in a bus fabric | |
| TW480855B (en) | Communications system and method with multilevel connection identification | |
| US8819345B2 (en) | Method, apparatus, and computer program product for inter-core communication in multi-core processors | |
| US10628340B2 (en) | Method for reordering out of order responses from decomposed requests in bridge IP | |
| US20120102243A1 (en) | Method for the recovery of a clock and system for the transmission of data between data memories by remote direct memory access and network station set up to operate in the method as a transmitting or,respectively,receiving station | |
| CN108259368A (en) | A kind of data transmission system and method based on FPGA | |
| CN106233270A (en) | Shared memory controller and method of use thereof | |
| CN116521096B (en) | Memory access circuit and memory access method, integrated circuit and electronic device | |
| US8527684B2 (en) | Closed loop dynamic interconnect bus allocation method and architecture for a multi layer SoC | |
| CN107066413A (en) | A kind of method and its bus system for being used to handle multiple bus apparatus data | |
| US9292456B2 (en) | System and method for data synchronization across digital device interfaces | |
| US11032398B1 (en) | Kernel multiplexing system of communications | |
| CN102404183B (en) | Arbitration method and arbitration device | |
| US10185684B2 (en) | System interconnect and operating method of system interconnect | |
| WO2016045288A1 (en) | Asynchronous fifo controller and method for preventing data overflow of asynchronous fifo buffer | |
| US7500038B2 (en) | Resource management | |
| GB2466222B (en) | A method and a system for managing resources at processing of a data transfer in a transaction based input/output chip | |
| KR102326892B1 (en) | Adaptive transaction handling method and device for same | |
| CN111865741B (en) | Data transmission method and data transmission system | |
| CN107526643A (en) | The method and system that a kind of message delay is sent | |
| CN113934659A (en) | System, method and apparatus for time synchronized storage delivery | |
| CN113127064A (en) | Method and related device for concurrently scheduling and executing time sequence data | |
| CN118012798B (en) | Inter-chip interconnection control method, device and storage medium | |
| TWI714055B (en) | Data transmission method and data transmission system | |
| CN104583994B (en) | Affairs limitation bandwidth is write in for the whole network of component in computer system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 746 | Register noted 'licences of right' (sect. 46/1977) |
Effective date: 20131115 |