[go: up one dir, main page]

ES397329A1 - Procedure and apparatus for the operation of an intermediary memory. (Machine-translation by Google Translate, not legally binding) - Google Patents

Procedure and apparatus for the operation of an intermediary memory. (Machine-translation by Google Translate, not legally binding)

Info

Publication number
ES397329A1
ES397329A1 ES397329A ES397329A ES397329A1 ES 397329 A1 ES397329 A1 ES 397329A1 ES 397329 A ES397329 A ES 397329A ES 397329 A ES397329 A ES 397329A ES 397329 A1 ES397329 A1 ES 397329A1
Authority
ES
Spain
Prior art keywords
figures
bits
data
translation
procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES397329A
Other languages
Spanish (es)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of ES397329A1 publication Critical patent/ES397329A1/en
Expired legal-status Critical Current

Links

Landscapes

  • Machine Translation (AREA)

Abstract

Procedure for the actuation of an intermediate memory, in which data bits are represented by physical manifestations that exhibit mutual interaction when they are close to each other, which comprises the step of (a) propagating first bits of data, in sequential order, in a first information channel (ml1, figures 3 and 4, sl2, figures 5 and 6, ml1-1, figure 12, 118, 119, and'0-0','1-1' figure 13), characterized by comprising further the steps of (b) propagating second bits of data in a second information channel (sli, figures 3 and 4; il1, figures 5 and 6; il1-2, figure 12; 115, 116 and 123, 124, figure 13 ) in physical proximity with the first bits of data and synchronously with them; and (o) channel the first data bits (to ml1-1 or ml1-2, figures 3 and 4, ec or sl2-1, figures 5 and 6, ml1 or il1-5, figure 12,'0-0' or e2,'1-1' or e1, e3 or 121, e4 or 122, figure 13) to obtain logic outputs in response to interreaction between corresponding first and second bits of synchronized data when they are physically placed next to each other. (Machine-translation by Google Translate, not legally binding)
ES397329A 1970-11-16 1971-11-15 Procedure and apparatus for the operation of an intermediary memory. (Machine-translation by Google Translate, not legally binding) Expired ES397329A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US8963170A 1970-11-16 1970-11-16
US8962170A 1970-11-16 1970-11-16

Publications (1)

Publication Number Publication Date
ES397329A1 true ES397329A1 (en) 1974-05-16

Family

ID=26780781

Family Applications (1)

Application Number Title Priority Date Filing Date
ES397329A Expired ES397329A1 (en) 1970-11-16 1971-11-15 Procedure and apparatus for the operation of an intermediary memory. (Machine-translation by Google Translate, not legally binding)

Country Status (1)

Country Link
ES (1) ES397329A1 (en)

Similar Documents

Publication Publication Date Title
ES323100A1 (en) Terminal device for use in multiple data processing systems. (Machine-translation by Google Translate, not legally binding)
SE426110B (en) MEMORY CONTROL SYSTEM IN A COMPUTER
ES420350A1 (en) Data processing system having an instruction pipeline for concurrently processing a plurality of instructions
DK113958B (en) Immunochemical reagents and method for their preparation.
AU465171B2 (en) Switching centre for a data network
ES483324A1 (en) Memory system for programmable controller.
FI44001C (en) A method for producing peptides having an anti-shock effect
IT997740B (en) DEVICE FOR IMPRESSING LIGHT-SENSITIVE MATERIAL WITH ICONOGRAPHIC INFORMATION REPRESENTED ON A CINESCOPE
ES397329A1 (en) Procedure and apparatus for the operation of an intermediary memory. (Machine-translation by Google Translate, not legally binding)
DK123955B (en) Buffer memory device for causing a delayed addressing in a computer controlled telecommunication system.
BR7309955D0 (en) MAGNETIC READING SYSTEM FOR DIGITAL DATA RECORDERS, PUSHING CONTROLS AND CONTROL CIRCUITS FOR THE SAME WELL AS PROCESS TO OPERATE A RECORDING READING PARTY
GB904607A (en) Programme controlled electronic data processing system in particular computing, booking and/or sorting system
CH544343A (en) Keyboard transmitters, in particular for data input devices
CA969229A (en) Bitting card for data recording
JPS5332634A (en) Memory
BE753451A (en) MEMORY FOR READING ONLY
FI52499C (en) Test plate for performing an immunochemical pregnancy test.
JPS5216942A (en) Information management method for electronic cash register
FI49309C (en) A method for isolating an alpha-amylase inhibitor.
DK121873B (en) Control arrangement for connecting an alternative data channel in a computer-controlled telephone system.
FI46438C (en) Method and photoelectrostatic element for reproducing a graphic original.
ES351832A1 (en) Method for introducing information of data and orders to a computer system and computer system for processing. (Machine-translation by Google Translate, not legally binding)
ES390728A1 (en) Circuit for the simultaneous updating of data in the memories of a duplicate system that acts as a passive redundancy. (Machine-translation by Google Translate, not legally binding)
AU6831665A (en) Matrix-type capacitive translator for binary information
ES412212A1 (en) Protection method against false connections in telecommunication systems