[go: up one dir, main page]

EP3980996A4 - Bitstring-akkumulation in einer speicher-array-peripherie - Google Patents

Bitstring-akkumulation in einer speicher-array-peripherie Download PDF

Info

Publication number
EP3980996A4
EP3980996A4 EP20818144.6A EP20818144A EP3980996A4 EP 3980996 A4 EP3980996 A4 EP 3980996A4 EP 20818144 A EP20818144 A EP 20818144A EP 3980996 A4 EP3980996 A4 EP 3980996A4
Authority
EP
European Patent Office
Prior art keywords
memory array
bit string
array periphery
string accumulation
accumulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP20818144.6A
Other languages
English (en)
French (fr)
Other versions
EP3980996A1 (de
Inventor
Vijay S. Ramesh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US16/430,737 external-priority patent/US10942890B2/en
Priority claimed from US16/430,789 external-priority patent/US11487699B2/en
Priority claimed from US16/430,689 external-priority patent/US10942889B2/en
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of EP3980996A1 publication Critical patent/EP3980996A1/de
Publication of EP3980996A4 publication Critical patent/EP3980996A4/de
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443Sum of products
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/54Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using elements simulating biological cells, e.g. neuron
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/24Bit-line control circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/26Sensing or reading circuits; Data output circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Neurology (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
EP20818144.6A 2019-06-04 2020-04-17 Bitstring-akkumulation in einer speicher-array-peripherie Withdrawn EP3980996A4 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US16/430,737 US10942890B2 (en) 2019-06-04 2019-06-04 Bit string accumulation in memory array periphery
US16/430,789 US11487699B2 (en) 2019-06-04 2019-06-04 Processing of universal number bit strings accumulated in memory array periphery
US16/430,689 US10942889B2 (en) 2019-06-04 2019-06-04 Bit string accumulation in memory array periphery
PCT/US2020/028658 WO2020247077A1 (en) 2019-06-04 2020-04-17 Bit string accumulation in memory array periphery

Publications (2)

Publication Number Publication Date
EP3980996A1 EP3980996A1 (de) 2022-04-13
EP3980996A4 true EP3980996A4 (de) 2023-06-28

Family

ID=73653021

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20818144.6A Withdrawn EP3980996A4 (de) 2019-06-04 2020-04-17 Bitstring-akkumulation in einer speicher-array-peripherie

Country Status (4)

Country Link
EP (1) EP3980996A4 (de)
KR (1) KR102440692B1 (de)
CN (1) CN113924622B (de)
WO (1) WO2020247077A1 (de)

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3845009B2 (ja) * 2001-12-28 2006-11-15 富士通株式会社 積和演算装置、及び積和演算方法
JP3845636B2 (ja) * 2004-01-21 2006-11-15 株式会社東芝 関数近似値の演算器
GB2464292A (en) * 2008-10-08 2010-04-14 Advanced Risc Mach Ltd SIMD processor circuit for performing iterative SIMD multiply-accumulate operations
US8386895B2 (en) * 2010-05-19 2013-02-26 Micron Technology, Inc. Enhanced multilevel memory
US9430735B1 (en) * 2012-02-23 2016-08-30 Micron Technology, Inc. Neural network in a memory device
US8869436B2 (en) * 2013-02-27 2014-10-28 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive switching random access memory structure and method to recreate filament and recover resistance window
US9158667B2 (en) * 2013-03-04 2015-10-13 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US8971124B1 (en) * 2013-08-08 2015-03-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9583163B2 (en) * 2015-02-03 2017-02-28 Micron Technology, Inc. Loop structure for operations in memory
US10552370B2 (en) * 2015-10-08 2020-02-04 Via Alliance Semiconductor Co., Ltd. Neural network unit with output buffer feedback for performing recurrent neural network computations
US10216479B2 (en) * 2016-12-06 2019-02-26 Arm Limited Apparatus and method for performing arithmetic operations to accumulate floating-point numbers
US10748603B2 (en) * 2018-09-28 2020-08-18 Intel Corporation In-memory multiply and accumulate with global charge-sharing
US10884957B2 (en) * 2018-10-15 2021-01-05 Intel Corporation Pipeline circuit architecture to provide in-memory computation functionality

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
ANDREA BOCCO ET AL: "SMURF", 20190313; 20190313 - 20190314, 13 March 2019 (2019-03-13), pages 1 - 8, XP058435001, ISBN: 978-1-4503-7139-1, DOI: 10.1145/3316279.3316280 *
SCHULTE M J ET AL: "A FAMILY OF VARIABLE-PRECISION INTERVAL ARITHMETIC PROCESSORS", IEEE TRANSACTIONS ON COMPUTERS, IEEE, USA, vol. 49, no. 5, 31 May 2000 (2000-05-31), pages 387 - 397, XP000970026, ISSN: 0018-9340, DOI: 10.1109/12.859535 *
See also references of WO2020247077A1 *
VAN DAM LAURENS: "Enabling High Performance Posit Arithmetic Applications Using Hardware Acceleration", MASTER THESIS, DELFT UNIVERSITY OF TECHNOLOGY, 17 September 2018 (2018-09-17), pages 1 - 8, XP055832833, Retrieved from the Internet <URL:https://repository.tudelft.nl/islandora/object/uuid%3A943f302f-7667-4d88-b225-3cd0cd7cf37c> [retrieved on 20210818] *

Also Published As

Publication number Publication date
EP3980996A1 (de) 2022-04-13
KR102440692B1 (ko) 2022-09-07
WO2020247077A1 (en) 2020-12-10
CN113924622B (zh) 2022-09-09
CN113924622A (zh) 2022-01-11
KR20220003674A (ko) 2022-01-10

Similar Documents

Publication Publication Date Title
EP3888127A4 (de) Speicherarrays
EP3900044A4 (de) Dreidimensionales speicherarray
EP3673620B8 (de) Gemeinsame blockchain-datenspeicherung
EP3899941A4 (de) Schreibrundfunkoperationen im zusammenhang mit einer speichervorrichtung
EP3718110A4 (de) Operationen auf speicherzellen
EP4126755A4 (de) Quantenbitmatrix
SG11202106980RA (en) Memory arrays and methods used in forming a memory array
EP3616240B8 (de) Anordnungen aus elevationserweiterten speicherzellenstrings und verfahren zur bildung von speicherarrays
EP3815087A4 (de) Verfahren zur programmierung einer mehrstufigen selbstauswählenden speicherzelle
EP3265907A4 (de) Datenverarbeitung unter verwendung von resistiven speicherarrays
EP3039685A4 (de) Einzeln adressierbare speichermatrixadressräume
EP3769204A4 (de) Schnittstelle für speicher mit cache und mehreren unabhängigen arrays
EP2943959A4 (de) Nichtflüchtige speicherarray-logik
SG11202107864RA (en) Memory arrays and methods used in forming a memory array
EP3871220A4 (de) Schreibtraining bei speichervorrichtungen
EP4000065A4 (de) Paralleler zugriff für speichersubarrays
EP3665579A4 (de) Durchführung von datenwiederherstellungsoperationen in einem speicher
EP3874374A4 (de) Datenverlagerung in einem speicher
EP3746247A4 (de) Bohrmeissel
EP3834091A4 (de) Datengültigkeitsverfolgung in einem nichtflüchtigen speicher
EP4082015A4 (de) Zählerbasierte einlesespeichervorrichtung
EP3861428A4 (de) Datenlöschung in speicherteilsystemen
EP3899773A4 (de) Datenintegritätsschutz zur verlagerung von daten in einem speichersystem
EP4026125A4 (de) Auffrischungsvorgang in einem mehrchipspeicher
AU2019210163A1 (en) Drill bit

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20211126

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20230531

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 7/575 20060101ALI20230524BHEP

Ipc: G06F 7/544 20060101ALI20230524BHEP

Ipc: G06F 7/483 20060101ALI20230524BHEP

Ipc: G11C 16/26 20060101ALI20230524BHEP

Ipc: G11C 16/24 20060101ALI20230524BHEP

Ipc: G11C 11/54 20060101ALI20230524BHEP

Ipc: G11C 7/06 20060101ALI20230524BHEP

Ipc: G11C 7/12 20060101ALI20230524BHEP

Ipc: G11C 7/10 20060101AFI20230524BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20240103