[go: up one dir, main page]

EP2008360B1 - Elimination de detecteur fictif sur des detecteurs optique au moyen d'une retroaction de mode commun d'entree - Google Patents

Elimination de detecteur fictif sur des detecteurs optique au moyen d'une retroaction de mode commun d'entree Download PDF

Info

Publication number
EP2008360B1
EP2008360B1 EP07717636A EP07717636A EP2008360B1 EP 2008360 B1 EP2008360 B1 EP 2008360B1 EP 07717636 A EP07717636 A EP 07717636A EP 07717636 A EP07717636 A EP 07717636A EP 2008360 B1 EP2008360 B1 EP 2008360B1
Authority
EP
European Patent Office
Prior art keywords
amplifier
circuit
detector
input
photo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP07717636A
Other languages
German (de)
English (en)
Other versions
EP2008360A2 (fr
EP2008360A4 (fr
Inventor
Richard W. Randlett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Exar Corp
Original Assignee
Exar Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Exar Corp filed Critical Exar Corp
Publication of EP2008360A2 publication Critical patent/EP2008360A2/fr
Publication of EP2008360A4 publication Critical patent/EP2008360A4/fr
Application granted granted Critical
Publication of EP2008360B1 publication Critical patent/EP2008360B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H03F3/087—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45932—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by using feedback means
    • H03F3/45937—Measuring at the loading circuit of the differential amplifier
    • H03F3/45941—Controlling the input circuit of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45061—Indexing scheme relating to differential amplifiers the common mode reference signal being taken or deducted from the one or more inputs of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45078—Indexing scheme relating to differential amplifiers the common mode signal being taken or deducted from the one or more inputs of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45424—Indexing scheme relating to differential amplifiers the CMCL comprising a comparator circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45561—Indexing scheme relating to differential amplifiers the IC being controlled, e.g. by a signal derived from a non specified place in the dif amp circuit

Definitions

  • the invention relates generally to electrical signal amplifier circuits, and more particularly to electrical signal amplifier circuits with photo-detectors.
  • Electrical signal amplifier circuits with photo-detectors can be used for a number of applications such as in digital versatile disc (DVD) players, and in compact disc (CD) players, and for many other applications.
  • a dummy detector may be employed in order to achieve AC balance of the amplifier (equal input capacitance on both sides). Substitution of the capacitance of the dummy detector by a lumped capacitor of equal value does not work. Dummy detectors, however, take up significant portions of the die.
  • Prior art amplifiers are found in US 2004/0196105 , US 2006/0012437 , and US 6952240 , for example. Accordingly, mechanisms for eliminating the dummy detector from the amplifier circuit are sought.
  • Figure 1 is an example of an amplifier circuit.
  • Figure 2 is an improved amplifier circuit ofone embodiment.
  • FIG. 1 shows an amplifier circuit 100, in which output common mode feedback is employed to set the output common mode voltage.
  • the amplifier 100 can include feedback resistors R 150 and R 152.
  • R 150 and R 152 In operation, when an input signal current Isig is injected on the active side of the amplifier circuit by application of a stimulus to photo-detector 130, an output, Vout appears as a balanced differential signal, Vout a and Vout b.
  • This configuration relies upon an input common mode shift equal to 1/2 the peak-to-peak amplitude of the output signal Vout. Accordingly, this may be achieved by making the two time constants, Tau 1 and Tau 2 , equal.
  • time constant Tau 1 is a characteristic of an RC circuit comprising of resistor R 150 and diode capacitance CD 140.
  • Diode capacitance CD 140 is illustrated with a dotted line in Figure 1 because this capacitance is a property of a photo diode comprising photo-detector 130.
  • time constant Tau 2 is a characteristic of the RC circuit formed by resistor R 152 and diode capacitance CD 142 arising from the photo diode comprising photo-detector 132.
  • FIG. 1 Several problems and performance limitations are associated with the architecture shown in Figure 1 .
  • a differential-in, differential-out amplifier configuration is normally employed as shown by Figure 1 .
  • a dummy detector i.e. photo-detector 132 of Figure 1
  • Substitution of the capacitance of the dummy detector by a lumped capacitor of equal value does not work. Better than 2% matching between capacitors over temperature would be required. This may not be achievable due to process differences in the implementation of the photodetectors and lumped capacitors.
  • a mismatch in capacitance reflects as a differential mismatch in bandwidth and results in the creation of a "long tail" in the pulse response of the amplifier.
  • APC automatic power control
  • a second amplifier 102 is coupled to the amplifier 100 in order to force a constant voltage at the inputs of amplifier 100.
  • the second amplifier 102 can achieve this by sensing the input common mode voltage at amplifier 100, determining an output signal from the input voltage of amplifier 100 and a reference voltage, V reference, and providing the output signal to the amplifier 100 in order to force a constant voltage at the inputs of amplifier 100.
  • the operation of amplifier 102 can negate the need for a dummy detector, i.e., photo-detector 132 of Figure 1 , on the non-active side of the amplifier 100 of Figure 2 .
  • the output of the first amplifier is used in a laser-based device.
  • Laser-based devices can include without limitation a compact disc (CD) drive and a digital versatile disc (DVD) drive and others.
  • the signal now appears single-ended on the active side of the circuit, but the DC stability with regard to offset and offset drift offered by the differential configuration is maintained and die area is reduced by approximately 25%.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Optical Head (AREA)
  • Position Input By Displaying (AREA)
  • Mechanical Coupling Of Light Guides (AREA)
  • Light Receiving Elements (AREA)
  • Optical Integrated Circuits (AREA)
  • Photometry And Measurement Of Optical Pulse Characteristics (AREA)

Claims (9)

  1. Circuit pour amplifier un signal électrique comprenant :
    un photodétecteur (130) pour fournir un signal d'entrée ;
    un premier amplificateur (100) pour recevoir un signal d'entrée du photodétecteur (130) et pour amplifier le signal d'entrée pour former un signal de sortie, le premier amplificateur (100) comprenant une entrée active pour recevoir le signal d'entrée et
    une entrée non active ; et
    un second amplificateur (102) pour forcer une tension constante au niveau de l'entrée active et non active du premier amplificateur (100), écartant ainsi un besoin en détecteur fictif sur l'entrée non active du premier amplificateur ;
    dans lequel le second amplificateur (102) conserve une tension de mode commun d'entrée à un niveau approximativement constant.
  2. Circuit selon la revendication 1, dans lequel le photodétecteur (130) comprend une photodiode.
  3. Circuit selon la revendication 1 ou 2, comprenant en outre une tension de référence, V référence, pour fournir une tension de référence à une entrée non inverseuse du second amplificateur (102).
  4. Circuit selon la revendication 3, dans lequel le second amplificateur (102) détecte une tension de mode commun d'entrée du premier amplificateur pour déterminer un signal de sortie pour forcer une tension constante au niveau des entrées active et non active du premier amplificateur (100).
  5. Circuit selon l'une quelconque des revendications 1 à 4, dans lequel le premier amplificateur (100) est un amplificateur d'adaptation d'impédance.
  6. Circuit selon la revendication 1, 3 ou 5, dans lequel la sortie du premier amplificateur (100) est utilisée dans un dispositif à laser.
  7. Circuit selon la revendication 6, dans lequel le dispositif à laser est un lecteur de disques compacts (CD).
  8. Circuit selon la revendication 6, dans lequel le dispositif à laser est un lecteur de disques numériques polyvalents (DVD).
  9. Circuit selon la revendication 3 ou 5, dans lequel le photodétecteur (130) comprend une photodiode.
EP07717636A 2006-03-10 2007-02-20 Elimination de detecteur fictif sur des detecteurs optique au moyen d'une retroaction de mode commun d'entree Not-in-force EP2008360B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/372,793 US7411460B2 (en) 2006-03-10 2006-03-10 Elimination of dummy detector on optical detectors using input common mode feedback
PCT/US2007/062431 WO2007106645A2 (fr) 2006-03-10 2007-02-20 Élimination de détecteur fictif sur des détecteurs optique au moyen d'une rétroaction de mode commun d'entrée

Publications (3)

Publication Number Publication Date
EP2008360A2 EP2008360A2 (fr) 2008-12-31
EP2008360A4 EP2008360A4 (fr) 2009-11-25
EP2008360B1 true EP2008360B1 (fr) 2010-07-28

Family

ID=38478356

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07717636A Not-in-force EP2008360B1 (fr) 2006-03-10 2007-02-20 Elimination de detecteur fictif sur des detecteurs optique au moyen d'une retroaction de mode commun d'entree

Country Status (8)

Country Link
US (1) US7411460B2 (fr)
EP (1) EP2008360B1 (fr)
JP (1) JP2009534778A (fr)
KR (1) KR101095648B1 (fr)
CN (1) CN101595635A (fr)
AT (1) ATE476012T1 (fr)
DE (1) DE602007008082D1 (fr)
WO (1) WO2007106645A2 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101807885A (zh) * 2010-03-10 2010-08-18 烽火通信科技股份有限公司 跨阻放大器的输出信号控制方法及电路
CN109818257B (zh) * 2018-12-24 2020-09-11 北京时代民芯科技有限公司 一种cmos工艺激光驱动电路
DE112020003217T5 (de) * 2019-06-28 2022-03-24 Ams International Ag Differentielle Strom-Spannungs-Wandlung
US11265085B2 (en) * 2019-07-29 2022-03-01 Applied Materials Israel Ltd. Detection circuit having reduced noise

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008632A (en) * 1989-10-31 1991-04-16 International Business Machines Corporation Temperature compensated feedback circuit for setting and stabilizing amplifier DC bias points
US5287340A (en) * 1992-02-13 1994-02-15 International Business Machines Corporation Differential amplifier for optical detectors in an optical data storage system
JPH1051247A (ja) * 1996-07-29 1998-02-20 Toshiba Corp 全差動型アナログ回路
JPH11269892A (ja) * 1998-03-26 1999-10-05 Sekisui House Ltd 基礎のひび割れ対策用仕切りプレート
JP2000068551A (ja) * 1998-08-26 2000-03-03 Nec Corp 並列光受信器
JP2002076800A (ja) * 2000-08-30 2002-03-15 Nec Corp 電圧減算・加算回路及びそれを実現するｍｏｓ差動増幅回路
JP2002164747A (ja) * 2000-11-24 2002-06-07 Mitsubishi Electric Corp トランジスタ回路
JP4766769B2 (ja) * 2001-04-18 2011-09-07 ルネサスエレクトロニクス株式会社 半導体集積回路
US6952240B2 (en) * 2001-05-18 2005-10-04 Exar Corporation Image sampling circuit with a blank reference combined with the video input
JP2003152460A (ja) * 2001-11-09 2003-05-23 Hitachi Information Technology Co Ltd 光受信器
AU2003283134A1 (en) * 2002-11-07 2004-06-07 Xenics N.V. Read-out circuit for infrared detectors.
US7193478B2 (en) * 2003-04-03 2007-03-20 Maxim Integrated Products, Inc. Signal transmission in opto-electronic devices by moving the quiescent component of a differential signal
US20050046482A1 (en) * 2003-08-27 2005-03-03 Karl Schrodinger Receiver circuit
FR2873245A1 (fr) * 2004-07-19 2006-01-20 St Microelectronics Sa Procede de traitement en mode differentiel d'une tension incidente relativement a une tension de reference et dispositif correspondant
US7382191B2 (en) * 2006-02-17 2008-06-03 Sipex Corporation Multiplier-transimpedance amplifier combination with input common mode feedback

Also Published As

Publication number Publication date
CN101595635A (zh) 2009-12-02
ATE476012T1 (de) 2010-08-15
JP2009534778A (ja) 2009-09-24
US7411460B2 (en) 2008-08-12
US20070210872A1 (en) 2007-09-13
DE602007008082D1 (de) 2010-09-09
WO2007106645A2 (fr) 2007-09-20
KR101095648B1 (ko) 2011-12-19
WO2007106645A3 (fr) 2008-11-20
EP2008360A2 (fr) 2008-12-31
KR20090034794A (ko) 2009-04-08
EP2008360A4 (fr) 2009-11-25

Similar Documents

Publication Publication Date Title
US9053730B1 (en) Disk drive comprising extended range head proximity sensor
CN101470138B (zh) 检测电路及信号检测方法
CN108694962B (zh) 放大器及使用其的半导体装置
EP2008360B1 (fr) Elimination de detecteur fictif sur des detecteurs optique au moyen d'une retroaction de mode commun d'entree
JPH06180803A (ja) データ記憶装置
JP4576408B2 (ja) リミッタアンプ回路
US10938408B2 (en) Semiconductor device for reading and outputting signal from a sensor
TW200527699A (en) Optical receiving device
US6949977B2 (en) Circuit arrangement having a transimpedance amplifier connected to a current limiter circuit
US8026759B2 (en) Multistage amplifying circuit
US7180374B2 (en) Photodiode integrated circuit having multiple gain states
JP3910832B2 (ja) 増幅回路及び光電スイッチ装置
CN208313429U (zh) 一种可选择通道增益范围的光电探测装置
JP2007159020A (ja) 電流電圧変換回路
CN115494287B (zh) 一种交直流电流分离的模拟前端电路和集成电路
US20230168344A1 (en) Laser receiving circuit and lidar
WO2024174187A1 (fr) Circuit d'amplification de signal, puce de commande tactile et dispositif électronique
JPH03239004A (ja) 増幅器
JP2002171147A (ja) 広帯域プリアンプ
JPH0468805A (ja) 増幅回路
KR930009231A (ko) 광전자회로소자
JPS5811058Y2 (ja) サドウゾウフクカイロ
JP2008236568A (ja) パワー検出回路および振幅制限回路
JPH03147412A (ja) 受光増幅回路
JPS6278707A (ja) 並列信号処理回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20081001

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

A4 Supplementary search report drawn up and despatched

Effective date: 20091028

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

DAX Request for extension of the european patent (deleted)
GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602007008082

Country of ref document: DE

Date of ref document: 20100909

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20100728

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20100728

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101028

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101129

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101128

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101029

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101108

26N No opposition filed

Effective date: 20110429

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602007008082

Country of ref document: DE

Effective date: 20110429

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110228

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110228

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20111102

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110220

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110228

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20120229

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20120127

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110220

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130220

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100728

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602007008082

Country of ref document: DE

Effective date: 20130903

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130903

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130220