[go: up one dir, main page]

EP1757171A1 - Systeme et methode de modulation parallele par impulsions codees - Google Patents

Systeme et methode de modulation parallele par impulsions codees

Info

Publication number
EP1757171A1
EP1757171A1 EP04728141A EP04728141A EP1757171A1 EP 1757171 A1 EP1757171 A1 EP 1757171A1 EP 04728141 A EP04728141 A EP 04728141A EP 04728141 A EP04728141 A EP 04728141A EP 1757171 A1 EP1757171 A1 EP 1757171A1
Authority
EP
European Patent Office
Prior art keywords
data
parallel
data stream
binary
electronic devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP04728141A
Other languages
German (de)
English (en)
Inventor
Ian Ashdown
Alvaro Dau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
TIR Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TIR Systems Ltd filed Critical TIR Systems Ltd
Publication of EP1757171A1 publication Critical patent/EP1757171A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H05B47/155—Coordinated control of two or more light sources

Definitions

  • the present invention pertains to electronic control systems, and in particular relates to a method and apparatus for controlling a multiplicity of light-emitting elements individually or in predetermined groups.
  • LEDs and OLEDs have made these solid-state devices suitable for use in general illumination applications, including architectural, entertainment, and roadway lighting, for example. As such, these devices are becoming increasingly competitive with light sources such as incandescent, fluorescent, and high-intensity discharge lamps.
  • LEDs are typically less than 100 nanoseconds.
  • the average luminous intensity of an LED can therefore be controlled using a fixed constant-current power supply together with pulse width modulation (PWM) of the LED drive current, wherein the time-averaged luminous intensity is linearly proportional to the PWM duty cycle, as illustrated in Figure 1, wherein three duty cycles of 25%, 50% and 100% are illustrated.
  • PWM pulse width modulation
  • PWM is typically the preferred method for LED luminous intensity control in that it offers linear control over a range of three decades (1000:1) or more without suffering power losses through current-limiting resistors, uneven luminous intensities in LED arrays, and noticeable colour shifts (Zukauskas, A., M. S. Schur, and R. Caska, 2002, Introduction to Solid-State Lighting. New York, NY: Wiley-Interscience, p. 136).
  • the PWM signals used to control the LEDs are preferably generated by microcontrollers and associated peripheral hardware.
  • PWM control signals there are however, several practical difficulties with implementing PWM control signals in hardware. For example, most microcontrollers offer one to four dedicated PWM channels on-chip, wherein this is usually adequate for individual light fixtures or luminaires that utilize a multiplicity of LEDs with three or four colours, for example red, green, blue, and occasionally amber, whose luminous intensities must be controlled on a per-colour basis. However, some applications may require more PWM channels to control individual LEDs or groups of LEDs.
  • One example application that can require this form of control is a luminaire where the individual LEDs may be viewed directly.
  • Current LED manufacturing processes result in individual LEDS that exhibit a wide range of luminous intensities for a given constant drive current. LED manufacturers ameliorate this problem by "binning" or sorting LEDs with similar performance characteristics, including luminous intensity. However, the range of intensities within each bin can typically be 30 percent (e.g., Lumileds Lighting, 2002, Application Brief AB22 - Luxeon Product Binning and Labeling, San Jose, CA: Lumileds Lighting, LLC).
  • Visually critical applications may require a luminaire manufacturer to select LEDs with matching intensity characteristics from within a single bin.
  • the luminaire manufacturer can control the intensity of each LED independently using PWM techniques, however, in this alternative each LED or LED group then requires an independent PWM channel.
  • Another example application is architectural cove lighting, where a linear array of closely spaced LEDs is used to illuminate a wall adjacent to a ceiling.
  • the length of such an array may range from a few meters to tens of meters. It would be economically advantageous to control the luminous intensities of these LEDs individually or in groups, but with a minimal number of microcontrollers and associated inter-processor communications hardware.
  • Yet another example application requiring control of individual LEDs or groups thereof occurs when a multiplicity of single-colour LEDs are arranged in a linear array or other geometric pattern wherein it is desired to dynamically change the luminous intensities of individual LEDs or LED groups in order to effect varying patterns of colour and/or luminous intensity.
  • These types of applications can include, for example entertainment lighting systems commonly known as “marquee” or “chase” lighting.
  • ICs PWM controller integrated circuits
  • ICs PWM controller integrated circuits
  • Examples of these ICs include the LD71D1048 PWM controller (Logic Device Technology, 2003, LD71D1048 - 48 Output LED Driver / 10 Bit PWM Controller (Product data sheet)) the MIC5400 LED video display driver (Micrel, Inc. 2002, MIC5400 - Dual, 8-Output, 14-Bit LED Video Display Driver (Product data sheet)), and the SL70D0948 PWM controller (System Logic Semiconductor SL70D0948 - 48 Output LED Driver / 9 Bit PWM Controller, (Product data sheet)).
  • FPGAs field-programmable gate arrays
  • ASICs application-specific integrated circuits
  • PWM control signals can be implemented in firmware using general- purpose microcontrollers.
  • the PWM signal frequency should typically be at least 100 Hertz or preferably higher in order to avoid visually perceptible flicker associated with the illumination produced by the LEDs.
  • this requirement typically makes it impractical to implement more than one or two channels on a microcontroller (typically with a CPU clock frequency of 20 MHz) in the absence of a dedicated hardware timer for each channel.
  • PCM pulse-code modulation
  • BAM is most efficient in terms of microcontroller resources with the following example: "A microprocessor generating an eight-bit resolution PWM signal at 100 Hz will need to process the output every 39 ⁇ sec, a total of 256 times per output cycle. By comparison, a microprocessor generating an eight-bit resolution BAM signal at 100 Hz will need to process the output only 8 times at 5000 ⁇ sec, 2500 ⁇ sec, 1250 ⁇ sec, 625 ⁇ sec, 312 ⁇ sec, 156 ⁇ sec, 78 ⁇ sec and 39 ⁇ sec intervals from the cycle start.” He asserted that this represents an 800 percent reduction in required processing power compared to PWM.
  • BAM can be useful for implementation using microcontrollers that do not have hardware PWM channels, and also communicate with a host controller or perform other tasks in addition to controlling the LED drivers, for example. It does not however address the problems of independently controlling a multiplicity of LEDs with a single microcontroller. While it is true that a firmware BAM implementation requires much less processing power than would an equivalent PWM implementation, the microcontroller must still respond to a hardware timer whose shortest duration pulse was 39 ⁇ sec in Howell's example. Assuming a typical microcontroller instruction cycle time of 200 nsec (using a 20 MHz clock), it would be difficult to control more than 20 or so independent BAM channels.
  • An object of the present invention is to provide a parallel pulse code modulation system and method.
  • a parallel pulse code modulation system enabling independent control of a plurality of groups of one or more electronic devices, said system comprising: a memory unit for receiving control data, from an external source, said memory unit configured to enable writing of the control data thereto and reading of the control data therefrom; a multiplexer connected to the memory unit for receiving the control data from the memory unit and organizing the control data into a serial data stream comprising groups of data; a shift register connected to the multiplexer, said shift register receiving the serial data stream from the multiplexer and translating each group of data into a parallel data stream output, each parallel data stream output representing control parameters for a particular group of one or more electronic devices; a latch connected to the shift register and to the plurality of groups of one or more electronic devices, the latch receiving each parallel data stream output and sending a particular parallel data stream output to a corresponding group of one or more electronic devices, thereby providing independent control of the pluralit
  • a method for enabling independent control of a plurality of groups of one or more electronic devices comprising the steps of: receiving control data from an external source by a memory unit and writing said control data to said memory unit; reading said control data from the memory unit and transmitting said control data to a multiplexer; organizing said control data into a serial data stream comprising groups of data, by the multiplexer; transforming each group of data into a plurality of parallel data stream outputs, each parallel data stream output representing control parameters for a particular group of one or more electronic devices; transmitting each parallel data stream output to a corresponding group of one or more electronic devices; thereby providing independent control of the plurality of groups of one or more electronic devices.
  • Figure 1 illustrates an example of pulse width modulation signals for 25%, 50% and 100% duty factor.
  • Figure 2 illustrates an example of pulse width modulation and bit angle modulation signals enabling the creation of 16 distinct output signals for each method.
  • Figure 3 illustrates a high level schematic of one embodiment of the present invention.
  • Figure 4 illustrates a block diagram of one embodiment of the present invention.
  • FIG. 5 illustrates the process flow for one embodiment of the present invention
  • FIG. 6 illustrates a block diagram of another embodiment of the present invention. DETAILED DESCRIPTION OF THE INVENTION
  • light-emitting element is used to define any device that emits radiation in the visible region of the electromagnetic spectrum when a potential difference is applied across it or a current is passed through it, for example, a semiconductor or organic light- emitting diode (LED) or other similar devices as would be readily understood, and may include any electronic circuit drivers that may be needed to control its activation. It would be readily understood by a worker skilled in the art, that a light-emitting element could be replaced by an element, which instead of emitting radiation in the visible region of the electromagnetic spectrum, emits radiation in any region of the electromagnetic spectrum, such as in the infrared or ultraviolet regions.
  • LED organic light- emitting diode
  • word is used to define a plurality of bits of binary data representing a digital signal.
  • random access memory or "RAM” are interchangeably used to define any electronic circuit(s) that forms a memory unit that is a collection of cells together with associated circuits needed to transfer information in and out of the cells. These memory cells can be accessed for information transfer to or from any desired random location of the cells within the memory unit. It would be understood by a worker skilled in the art that any type of memory unit could replace a RAM block.
  • first-in-first-out memory or "FIFO” are interchangeably used to define any electronic circuit(s) that forms a memory unit that can handle oldest program work requests first, therefore the first data written to the memory is the first data read, the second data written is read subsequently, and so on.
  • a FIFO may comprise a plurality of RAM blocks, and read and write address generators which identify the words within the RAM that are being read from or written to the RAM, respectively. It would be understood by a worker skilled in the art that other implementations of a FIFO are possible. For example, a microcontroller with internal or external RAM, or a field- programmable gate array (FPGA) can be programmed to emulate a hardware FIFO.
  • FPGA field- programmable gate array
  • multiplexer or "MUX” are used interchangeably to define any electronic circuit(s) that organizes the data it receives into a serial bit stream of a particular order.
  • the MUX comprises a switch that is used to select and output particular bits of the incoming data in a particular order, and a sequence address generator that identifies which bit of a portion of the data is selected by the switch at a given time.
  • shift register is used to define any electronic circuit(s) that is capable of accepting a serial data input, shifting the data within itself and outputting this in one or more parallel data streams.
  • latch is used to define any electronic circuit(s) that is capable of retaining data it receives and providing it as an output until commanded to receive and retain other data.
  • the parallel pulse code modulation system 100 enables independent control of a multiplicity of light-emitting elements such as semiconductor or organic light-emitting diodes (LEDs) or groups thereof, using control signals from a source while reducing the number of interconnections between the source and the drivers of light-emitting elements. In this manner, control of a plurality of light-emitting elements or groups thereof can be achieved without a need for a multilayer printed circuit board.
  • LEDs organic light-emitting diodes
  • the parallel pulse code modulation system 100 receives N words of binary data from an external source 10, such as a microcontroller, a host computer, or a digital communications system, where N is the number of light-emitting elements or groups of elements 200 to be controlled.
  • the data is then converted into parallel bit streams, wherein one bit stream is sent to each light- emitting element, thereby enabling each of the N light-emitting elements to be controlled.
  • Each of the N words comprises M bits of binary data, wherein each bits of data together represent a desired intensity level for a particular light-emitting element of group of light-emitting elements.
  • Figure 4 illustrates one embodiment of the present invention, wherein the N words from the external source control N LED driver channels.
  • the N words are received by a first- in-first-out memory (FIFO) 12, where each A -bit word received by the FIFO is a binary representation of the luminous intensity of a particular LED or LED group driven by a particular LED driver channel.
  • FIFO first- in-first-out memory
  • the FIFO memory 12 comprises at least two blocks of dual-ported random-access memory (RAM) 14, each able to store N words of M bits each.
  • Sequential write address generator 16 and sequential read address generator 18, identify the words to be written to or output from the RAM 14, respectively.
  • write line 36 is pulsed by the external data source 10. This action results in the writing of the word data to the currently addressed RAM location and increments the write address generator 16 modulo 2Nto address the next RAM location for the subsequent word data to be written.
  • the contents of RAM 14 can be read asynchronously while the RAM is being written to.
  • the read address generator 18 is incremented modulo N to address the next RAM location and the word data stored at this location is output on data line 40.
  • N words of data are repeatedly received by FIFO 12 at a rate of P times a second, where P can be between 100 and 300 thereby providing a means for smooth adjustment of the illumination intensity of the light-emitting elements without visual perception of flickering, for example.
  • P can be between 100 and 300 thereby providing a means for smooth adjustment of the illumination intensity of the light-emitting elements without visual perception of flickering, for example.
  • Each repetition of this receipt of N words is hereinafter referred to as a "cycle.”
  • 2N words of M-bit data may be received by FIFO 12 and stored in dual- ported RAM 14 at any time. Therefore, the reading of the data stored in RAM 14 is delayed by one cycle with respect to the data being written to the RAM by the external data source 10. In this manner, the data related to the current cycle may be read asynchronously with respect to the data being written for the next cycle. That is, the contents of RAM locations 1 through N may be read while the contents of RAM locations N+l through 2N are being written to on each even cycle, and vice versa on each odd cycle, for example.
  • logic sequencer 20 toggles control line 42 to determine whether the first or second block of RAM 14 is accessed. FIFO 12 therefore fulfils an additional task of buffering the data received from external data source 10.
  • repeated activation of read line 38 by the logic sequencer 20 allows the contents of dual-ported RAM 14 to be read multiple times in the order in which the data was received.
  • MUX 22 The output of FIFO 12 is connected to the input of an M: ⁇ digital multiplexer (MUX) 22, which organizes the word data read from the FIFO 12 into a serial bit stream.
  • MUX 22 comprises a sequential address generator 24 and an M-way switch 26.
  • the logic sequencer 20 is connected to address generator 24 through control line 44. Toggling of control line 44 by logic sequencer 20 decrements address generator 24 modulo M. Depending on the address presented by address generator 24 to M-way switch 26, the output of MUX 22 is bit 1 through bit M of the current input word.
  • the output of MUX 22 is connected by data line 46 to the input of an N-bit serial-to- parallel shift register 28, which shifts the bits through itself and thus essentially holds the M* bit of each word as they come in from MUX 22 and outputs them in parallel format.
  • a multiplicity of shift registers may also be used with a combined capacity of N bits as described in a following embodiment.
  • Logic sequencer 20 is connected to shift register 28 through read line 38 to provide a clock signal that is pulsed to sequentially shift the bits of each word through the register.
  • the N digital outputs of shift register 28 are connected by data lines 48 to the N inputs of N-bit latch 30, which holds the data it receives from the shift register until the next set of data is received.
  • Logic sequencer 20 is connected to latch 30 through control line 44, which pulses to enable latch 30 to receive each bit through data lines 48.
  • the N outputs of latch 30 are connected to N LED drivers 32 through data lines 50 thereby activating or deactivating each LED driver to which an LED or group of LEDs is connected.
  • the logic sequencer 20 essentially determines the sequence and time at which events as defined according to the present invention take place. It comprises a programmable timer that can be synchronized by the external data source 10 through control line 52. This line is pulsed at the start of each cycle. External data source 10 then sequentially outputs N words to FIFO 12 at the rate of P times per second, subject to the constraint that all N words are output prior to the start of the next cycle. This constraint thereby results in a limit being applied to the number of words that are in each cycle, while this value is also dependent on the speed of the clock associated with the system.
  • logic sequencer 20 At the beginning of each cycle (after the first cycle during which the first N words have been written to FIFO 12), logic sequencer 20 repeatedly pulses read line 38 to sequentially transfer N words from FIFO 12 to MUX 22.
  • address generator 24 is set to select the most significant bit of each word.
  • the - t* bit of each word is output to shift register 28.
  • Control line 42 is set to access the appropriate block of RAM 14, which for the second cycle would be set to access block one, for example.
  • shift register 28 contains the first bit of each of the N words to be output
  • logic sequencer 20 pulses control line 44 to enable latch 30 to receive each bit through data lines 48. These bits are then output to LED drivers 32 through data lines 50. Toggling of control line 44 also increments MUX address generator 24 at the same time to select the next most significant bit. Therefore, if bit M is the most significant bit, bits M of every word are followed by bits M- ⁇ , M-2, and so on, for example, wherein bit M-l is the most significant bit subsequent to bit M.
  • the time of logic sequencer 20 is programmed to delay pulsing of control line 44 for a period of 1/(2P).
  • the most significant bit is essentially stretched by this period.
  • logic sequencer 20 again repeatedly pulses read line 38 to sequentially transfer N words from FIFO 12 to MUX 22.
  • logic sequencer 20 again pulses control line 44 to latch the bits and output them to LED drivers 32.
  • the time of logic sequencer 20 is programmed to delay for a period of (1/(2 '*P), wherein "/" is equivalent to the significance of the bit, for example “i” equal to 1 is the most significant bit in a word and “/" equal to 2 is the second most significant bit in a word. As such for the second most significant bit the delay is equivalent to 1/(4P).
  • the N words received from external data source 10 are converted into BAM bit streams for transmission to each LED driver.
  • Control line 42 is then toggled to select an alternate block of RAM 14 comprising the N words for the subsequent cycle in preparatory to repeating the entire aforementioned process during this next cycle.
  • Figure 5 schematically illustrates the process flow for the above embodiment of the present invention.
  • the value of "x" determines the period of delay of each control bit and is equal to 2' in the case of BAM, however if PCM is being used "x" can be a constant.
  • the timing and sequence is controlled such that the LED channels are driven using BAM, however the invention may be used to translate any stream of binary words into a parallel output stream in order to control individual light-emitting elements or groups of light-emitting elements, with a possibility of stretching each bit of data if desired.
  • each shift register, latch and associated LED drivers can be located as independent modules 60 with a daisy-chained serial data connection 62, a common shift register clock signal 64, and a common latch enable signal 66 connecting each of the multiplicity of modules 60.
  • An advantage of the present invention is that the shift registers and associated latches may be physically separated from FIFO 12, MUX 22, and logic sequencer 20. Whereas a PWM controller requires N separate connections for each LED driver channel, the invention requires only three connections between each shift register and associated latch, wherein these connections are the data input line 46 to the shift register, the read line 38 from the logic sequencer and latch enable signal 44 from the logic sequencer. The present invention thereby can avoid the need for expensive multilayer circuit boards as would typically be required for PWM based controllers.
  • each of the logical subunits including the FIFO, MUX, shift registers, latches and the logic sequencer, can be implemented using discrete integrated circuits or less expensive FPGAs or application-specific integrated circuits (ASICs) with low gate counts as opposed to, for example, more expensive microcontrollers.
  • ASICs application-specific integrated circuits
  • a further advantage of the present invention is that the lower circuit complexity enables the logical subunits to be operated at switching speeds and cycle times that may exceed those achievable by commercial microcontrollers. It may therefore be possible to independently control hundreds of LED driver channels with a single instance of the present invention.
  • the present invention provides a means for activating/deactivating a plurality of electronic devices using pulses, while reducing the number of connections between the source and the electronic device themselves.

Landscapes

  • Led Devices (AREA)

Abstract

L'invention concerne un système de modulation de codes d'impulsions parallèles permettant une commande indépendante d'une pluralité de groupes comportant au moins un dispositif électronique. Ce système comprend une unité de mémoire pour recevoir des données de commande, provenant d'une source extérieure. Cette unité de mémoire est configurée pour permettre d'écrire des données de commande sur le système et pour lire les données de commande de ce système. Le système de l'invention comprend également un multiplexeur relié à une unité de mémoire pour recevoir les données de commande de l'unité de mémoire et pour organiser des données de commande en un flux de données en série comprenant des groupes de données. Un registre de décalage relié au multiplexeur reçoit le flux de données en série du multiplexeur et traduit chaque groupe de données en une sortie de flux de données parallèles. Chaque sortie de flux de données parallèles représente des paramètres de commande pour un groupe particulier à partir du dispositif électronique. Un verrou associé au registre de décalage et à la pluralité de groupes du dispositif électronique reçoit chaque sortie de flux de données parallèles et envoie une sortie de flux de données parallèles particulière à un groupe correspondant du dispositif électronique, ce qui permet une commande indépendante de la pluralité de groupes du dispositif électronique. Un séquenceur logique intégré au système permet de fournir des signaux de séquençage et de synchronisation à l'unité de mémoire, au multiplexeur, au registre de décalage et au verrou, ce qui permet de commander des actions et leur synchronisation.
EP04728141A 2004-04-19 2004-04-19 Systeme et methode de modulation parallele par impulsions codees Withdrawn EP1757171A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CA2004/000578 WO2005101916A1 (fr) 2004-04-19 2004-04-19 Systeme et methode de modulation de codes d'impulsions paralleles

Publications (1)

Publication Number Publication Date
EP1757171A1 true EP1757171A1 (fr) 2007-02-28

Family

ID=34957231

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04728141A Withdrawn EP1757171A1 (fr) 2004-04-19 2004-04-19 Systeme et methode de modulation parallele par impulsions codees

Country Status (4)

Country Link
EP (1) EP1757171A1 (fr)
JP (1) JP2007533168A (fr)
CA (1) CA2562853A1 (fr)
WO (1) WO2005101916A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102006028670B4 (de) * 2006-06-22 2018-10-25 Tridonic Gmbh & Co Kg Dimmbares Betriebsgerät mit interner Dimmkennlinie, Verfahren zur Kompensation von Toleranzen von durch ein Betriebsgerät angesteuerten Leuchtdioden und Verfahren zur Konfiguration eines Betriebsgeräts für Leuchtmittel
JP5478248B2 (ja) 2006-06-28 2014-04-23 コーニンクレッカ フィリップス エヌ ヴェ 照明装置の光放射を調整する方法及び装置
JP2009123681A (ja) 2007-10-25 2009-06-04 Panasonic Electric Works Co Ltd Ｌｅｄ調光装置
WO2009095867A2 (fr) * 2008-01-30 2009-08-06 Nxp B.V. Chaîne de modules d'éclairage
CN102037418A (zh) 2008-03-20 2011-04-27 美国航易明国际有限公司 通过plc电力线载波系统控制ssl固体发光体装置
TWI406589B (zh) * 2008-10-28 2013-08-21 Ind Tech Res Inst Ｌｅｄ光源控制電路與方法，及應用其之影像顯示裝置與照明設備
DE102013100663A1 (de) 2013-01-23 2014-07-24 Osram Opto Semiconductors Gmbh Anordnung und Verfahren zum Betreiben einer Anordnung
TWI489909B (zh) * 2013-09-18 2015-06-21 Macroblock Inc Light emitting diode drive system and control method
FR3062258B1 (fr) * 2017-01-26 2021-03-19 Valeo Vision Module de pilotage de l'alimentation electrique d'une pluralite de sources lumineuses d'un vehicule automobile
JP7510114B2 (ja) * 2020-09-29 2024-07-03 東芝ライテック株式会社 点灯装置及び照明器具

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3763394A (en) * 1971-09-03 1973-10-02 S Blanchard Stage lighting systems
US6281827B1 (en) * 1999-04-22 2001-08-28 Onemore Inc. Method of converting digital signal to analog signal
WO2002098182A2 (fr) * 2001-05-30 2002-12-05 Color Kinetics Incorporated Procedes et appareil permettant de commander des dispositifs dans un systeme d'eclairage en reseau

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2005101916A1 *

Also Published As

Publication number Publication date
WO2005101916A1 (fr) 2005-10-27
JP2007533168A (ja) 2007-11-15
CA2562853A1 (fr) 2005-10-27

Similar Documents

Publication Publication Date Title
US7505395B2 (en) Parallel pulse code modulation system and method
EP1800401B1 (fr) Appareil de commande et procédé utilisé avec des sources lumineuses modulées
TWI430705B (zh) 發光二極體的驅動裝置及其驅動方法
CN101128979B (zh) 调制的光源使用的高精度控制设备和方法
JP4014715B2 (ja) Ｌｅｄイルミネーションユニットおよびｌｅｄイルミネーションシステム
US20080238950A1 (en) Illuminating display and weighted-bit driving methods for use with the same
CN103165075B (zh) 发光二极管的驱动电路及其方法
WO2005101916A1 (fr) Systeme et methode de modulation de codes d'impulsions paralleles
KR101790023B1 (ko) 발광 장치의 발광을 제어하는 방법, 및 이를 구현하는 구동 시스템
TWI488164B (zh) 發光二極體驅動電路、驅動系統與其驅動方法
TWI491304B (zh) 發光二極體驅動電路與驅動系統
CN102026439B (zh) 发光二极管的驱动装置及其驱动方法
US20140111565A1 (en) Display driving circuit and display driving system
US20080054390A1 (en) Led controller and method using variable drive currents
CN110689832B (zh) 一种级联笔段数码显示器及驱动方法
CN103957643B (zh) 发光二极管的驱动装置及其驱动方法
KR100759100B1 (ko) 발광다이오드 조명 디스플레이장치의 구동장치 및 방법
TWI517758B (zh) 發光二極體的驅動裝置、其驅動方法及其電子裝置
CN110798945A (zh) 车用led显示灯控制电路
CN107346652B (zh) Led显示装置及其驱动方法
JPH0535208A (ja) 発光装置
JP2010217568A (ja) 表示装置
TWI806335B (zh) 發光二極體顯示驅動裝置及其運作方法
KR101307023B1 (ko) 대형 ｌｅｄ 전광판용 디밍데이터 생성장치
JP2008197184A (ja) グラフィックパネル制御システム

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20061120

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

17Q First examination report despatched

Effective date: 20070531

DAX Request for extension of the european patent (deleted)
RIN1 Information on inventor provided before grant (corrected)

Inventor name: ASHDOWN, IAN

Inventor name: DAU, ALVARO

REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1101244

Country of ref document: HK

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TIR TECHNOLOGY LP

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20101102

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1101244

Country of ref document: HK