[go: up one dir, main page]

EP0354487B1 - Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire - Google Patents

Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire Download PDF

Info

Publication number
EP0354487B1
EP0354487B1 EP89114429A EP89114429A EP0354487B1 EP 0354487 B1 EP0354487 B1 EP 0354487B1 EP 89114429 A EP89114429 A EP 89114429A EP 89114429 A EP89114429 A EP 89114429A EP 0354487 B1 EP0354487 B1 EP 0354487B1
Authority
EP
European Patent Office
Prior art keywords
week
input
memory
days
turn
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP89114429A
Other languages
German (de)
English (en)
Other versions
EP0354487A3 (fr
EP0354487A2 (fr
Inventor
Winfried Ing. Brandenberg
Manfred Dipl.-Ing. Adams
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Legrand GmbH
Original Assignee
Legrand GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Legrand GmbH filed Critical Legrand GmbH
Priority to AT89114429T priority Critical patent/ATE88287T1/de
Publication of EP0354487A2 publication Critical patent/EP0354487A2/fr
Publication of EP0354487A3 publication Critical patent/EP0354487A3/fr
Application granted granted Critical
Publication of EP0354487B1 publication Critical patent/EP0354487B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G15/00—Time-pieces comprising means to be operated at preselected times or after preselected time intervals
    • G04G15/006—Time-pieces comprising means to be operated at preselected times or after preselected time intervals for operating at a number of different times

Definitions

  • the invention relates to an electronic digital switching and / or regulating device, in particular a time switch, with a display device and with an operating device for setting the current time of an adjustable clock, for a summer-winter time changeover, for a holiday setting.
  • Program and for a manually set operation with a first control element for programming and retrieving stored partial programs from memory cells of a programming memory and with a second control element for optional input and retrieval of the current time from the clock as well as an input of switching times to be stored in counters and a retrieval of switching times stored therein, these functions assigned to them being controllable or influenceable by combined actuations of the first and second operating elements, and appearing with a comparator unit for comparing addresses addressed on the output side of the memory
  • the programmed ON and OFF switching times in hours and minutes on the one hand and the current time of day and day of the week data on the other hand, whereby the saved partial programs are formatted as data records in buffers in such a way that they can be turned off one by one using multiple actuations
  • Such a timer is known from DE-A-3 123 711.
  • This contains a memory into which a sequence of switching times can be entered, for which purpose these are entered into a buffer memory by means of key actuation and displayed on a display device and, after an automatic admissibility check, are written into the memory with a function key actuation. By actuating a read button, the switching times can be read out from the memory into the buffer memory one after the other and displayed.
  • an electronic time switch for digital switching and control tasks is known from DE-A-32 14 372, which has an operating device with a keyboard and therein a plurality of pushbutton switches as operating elements, with which all the provided ON and OFF switching times, switching channels, are assigned Days of the week etc. at any time and can be set independently, ie in parallel, and correctable.
  • a high outlay on circuitry is essential for this.
  • EP-A-0 197 336 an electronic time switch is known, the expenditure on operating elements is extremely reduced, namely two buttons, so that the understandably numerous adjustment measures in the course of an absolutely necessary repeated repetition of the more or less large number of operations the controls must be performed. It is easy to see that incorrect settings are often unavoidable and that repeated, cumbersome corrections have to be accepted.
  • the object of the present invention is to improve the operability, i.e. the setting and selection of programs, clearer and easier to design and thus to speed up the operation significantly.
  • Each sub-program of the program menu and, if applicable, each of its sub-sections must be closed separately by pressing the function selection key, which enables the input of another sub-program.
  • Each of the completely entered partial programs is displayed in succession by repeatedly pressing the function selection key (marked "clock” symbol) as a complete image on the display device until the function selection returns to the first partial memory of the menu. This is displayed when the user program memory is full.
  • the programming runs with an alternating sequence of pressing the function key - once at the beginning of a series with flashing - and the setting key - once or several times - and the acknowledgment key - once - after which the next picture of the menu released for input flashes .
  • the starting point of the program menu is indicated by the picture "Monday, midnight” and by empty circles as symbols for "channel”; a colon between the hour and minute display flashes. After pressing the function selection key for the first time, the "clock symbol” appears for the instruction "set time”.
  • the column of block diagrams for these cases shows that this possibility is achieved by a step-by-step acknowledgment, either by setting the switch-on time directly together with the days of the week, or by confirming the weekdays for switch-off times automatically set in the gates there by pressing the confirmation button or by confirming the same Intermediate actuation of the set button, ie the independently programmed selection of the days of the week and the subsequent acknowledgment.
  • the column of block diagrams with fixed days of the week shows that the stages of the partial program processing can be processed continuously in one go, composed of alternating sequences of actuating and acknowledgment key actuation.
  • This programming in stages also allows simple corrections - repeatable in case of erroneous operation - a few steps to get to the correction point in the program.
  • only short jumps are required in order to get from one function block of the partial program to another or from one partial program to another; even without the need for corrections, program jumps can only be made in this way using the function selection key.
  • FIG. 1C shows the hand switch setting - once switchable, permanently switchable and switchable for a limited time by means of a hand switch - as is known from the prior art.
  • the present new differs from the usual time control by the possibility that by pressing the " ⁇ 1h” button the time control can be shifted from the built-in clock by + 1h, -2h, + 1h etc. This is effected by means of an intermediate time memory, the content of which is set additively changed by means of a sliding memory.
  • the switch to the succeeds in the present case first or at least the second time In contrast to the usual summer-winter switching arrangements, which have the disadvantage that the operator does not know whether to set the time before or after and therefore has to correct or even re-enter in the worst case, the switch to the succeeds in the present case first or at least the second time.
  • the time on the new device is either one hour forward or two hours back - and then advanced again by one hour, so that you can easily see whether the desired change has been made or whether you have to press the button again (Fig. 1C) cf. Fig. 4.
  • the holiday (pseudo-Sundays) program represents a program-technical extension; with the days of the week, which form a kind of short vacation within an uninterrupted sequence, and should receive the same programs, e.g. B. that of a Sunday, through such days, e.g. B. Sundays, are to be replaced.
  • the measures required in this regard are to be regarded as hardware-specific features and are dealt with in connection with FIG. 3.
  • the start-up diagram offers the possibility of consistently repeating subroutines that are easy to understand, both in soft-ware and in hard-ware.
  • these subroutines - as building blocks of the subroutines of the menu program - have a sub-structure in the form of a hierarchy that performs the function of setting the switching times, graduated in counters for the hours and minutes of the ON- Switch time for a channel of the output switch device of the system of the selected switch-on times in an addressable buffer by actuating an acknowledgment button via an acknowledgment module and finally the function of advancing into a subroutine of essentially the same type or - if the intended number of modules of this type has been processed - Switch to a subsequent stage in the menu by pressing the function selection key.
  • the sub-function blocks differ in that they either contain a fixed block (ROM memory) for the days of the week, the advance from module to module automatically to the next position and installation of the ON and OFF switching times, as well as the position and The channels are created, or can be freely selected by means of an intermediate stage.
  • the function of setting the days of the week is carried out with the help of their continuous addressing in a shift register by means of the actuating key by creating those days of the week that are to be adopted by pressing the acknowledgment key in an astable block and from there in an addressable weekly memory.
  • the operating system for the user program can be optionally assembled from modules, which in the basic level are preferably two counter units in one level, acknowledgment and advance levels in expansion levels, permanent memory units for weekday blocks and finally the variants of the selectable setting one of included multiple channels.
  • FIG. 2 are in a block diagram between the line (101) for the control button (102) and the line (103) for the acknowledgment button (104) - input group A for signals of the switch-on time - via the AND gate (105) for the Counter (106) (hours) and the AND gate (107) for the counter (108) (minutes) can be recognized as the basic level of a subroutine module with the AND gates (112, 114) connected to outputs (115, 116) .
  • An output (115) of the counter (h) is connected to the input of the AND gate (112) for the buffer (117) on the one hand and the output (116) of the counter (m) to the input of the AND gate (114) for the buffer (119) connected.
  • the contents of the counters (106, 108) become the input of the AND gate (112) and corresponding to the input of the AND gate (114) and via the inputs (120, 121) acted upon the intermediate memory (117, 119).
  • the counter (108) for the actuating signal at the second input of the AND gate is input via the input (125) of the AND gate (107).
  • the minute input is then stored in the counter (108) and thus the output (116) and the input of the AND gate (114) are used to forward the signal at its output - which is the output of the input group "A" ( 127 ) for the switch-on times - on the buffer (119), whose output (128) via line (129) forms the second input (130) of the AND gate (131) of the input group "B" ( 132 ) with the shift register ( 133) for the position of the days of the week.
  • an actuating signal can be entered by actuating the actuating key (102) via the second input, each actuation of the actuating key via line (135), the content of the displayed weekday being shown by the actuating pulse.
  • Symbol is moved one place in the shift register (133) or, if the input of the displayed symbol is to be saved, to the input (140) of the AND gate (138) of the acknowledgment group ( 139 ) and when the acknowledgment key is pressed (104) a takeover command is fed via the second input and the line (141) to the buffer store (142).
  • the signals for the OFF switching times are input via the input group "C” (154) for the OFF switching times, which, like the input group "A", are equipped with modules.
  • the addresses are derived and stored in the weekday register (147) if the acknowledgment key (104) is actuated and then at these addresses - corresponding to the weekdays for the ON - Switching data the days of the week for the OFF switching times are saved in the days of the week register (147).
  • a selection must be made by primarily pressing the signal at the output of the acknowledgment group ( 139 ), free programming of the weekdays, no longer pressing the acknowledgment key (104) of the acknowledgment group, as a result of which the output signal of the buffer (166) is NAND gate (164) and the AND gate (167) in the input of the weekday register (147) blocks.
  • the acknowledgment signal negates the line (162) of the output signal of the buffer (166) to the address register (163) of the freely programmed days of the week.
  • the weekday registers (143) and (147) with the associated address registers (145, 163) are together with the ON switching time registers (168) and the OFF switching time register (169) to the programming memory ( 170) summarized functionally.
  • the ON switching time register (168) is loaded by the output of the counter (115) in its first digit group pair (h) (172) and from the counter output (116) the second digit group pair (m) (174).
  • the OFF switching time register is loaded from the output (176) of the counter (177) of the OFF switching time input group ( 154 ) for the hours (h) and from the output (179) of the counter (180) of the minutes (m).
  • the exemplary embodiment of the functional sub-program "free programming" of the times of the day and days of the week is processed by a first actuation of the function selection button, which is indicated symbolically in connection with an AND gate, and for the first cut of the ON switching times, continued by a second Actuation, which is indicated by a further AND gate, and completed by a third actuation of the Function selection button, which is explained in connection with Fig. 3.
  • the connection of the function selection button (183) with the block diagram described above is shown by the line (184).
  • Fig. 3 - as an extract from the complete program menu of Fig. 1A - is a block diagram of the variant of programming the ON and OFF switching times for selectable switching channels with a fixed block of z. B. seven days of the week in the manner shown in FIG. 2.
  • the lines (101, 103, 184) to the actuating key (102), acknowledgment key (104) and the function selection key (183) are symbolically entered.
  • the latter selects a function sub-program or a section thereof, depending on whether the function sub-program can be processed in one go or in several sections, after processing the function selection in each case.
  • the button must be pressed again, after which the control button can always be pressed to address the selected sub-program.
  • the weekday data permanently stored in a ROM memory (201) are stored together with the freely stored ON and OFF switching times and the channel selection data in the programming memory (170) and are stored in logical comparator units (202 ) linked to switch the result signals for the switching to the ON or OFF operating state for the extraction of the ALE link results from the registers assigned to them for the switching devices in the output together with the relevant signal.
  • the sub-programs of the menus are divided into hierarchies according to function blocks and processed in stages, whereby the input groups are the same Sub-assemblies are put together, which only require comparatively clear program elements due to the fact that the logic modules, counters and buffers contained are the same.
  • Fig. 3 shows that this program sequence enables consistent automatic operator guidance, in that each actuation of the actuating key indicates the actuating key input or acknowledgment required below and, conversely, each acknowledgment indicates the required subsequent input.
  • the circuit logic of each part program like that of FIG.
  • the device of this sub-program is composed of at least four input groups, including an hour counter (203) and a minute counter (204), separately for both ON and OFF switching times and also four Acknowledgment groups for storage in the assigned ON switch register (168) or OFF switch register (169) are composed, of which in each case an acknowledgment group (206, 207) for the hour inputs (h), which is the switching from the acknowledgment groups (206, 207) into the minute groups (204) and the other the advance (208, 209) from the ON switching times to the OFF switching times or to the channel selection data.
  • the acknowledgments of the channel selection data lead to another part program by confirmation using the function selection button (183).
  • switching on the device of this sub-program leads to the main stage of the ON or OFF switching time input, starting with the display of the switching time hour input as the first one requested by the display - because the days of the week are still permanently stored Input.
  • FIG. 4 shows an exemplary embodiment for the time control by means of an electronic clock module ( 241 ) known per se with the time counter stages designed as counters, namely weekday stages (242), "d", hour stages (243), “h” and minute stages (244), “m”, with the clock generator (246), consisting of an oscillator (247) and various divider stages, including for 1ms, 1 / 2s, 1 / 8s and 1s clock signal outputs (T1 , T2), as well as the signals for the ongoing 1s-continuation of the electronic clock module (241).
  • the time segment stages (242, 243, 244) can also be represented from the RAM in a manner which is customary in the industry.
  • the clock generators (246) are released via the AND gates (266, 267) two different clock signals alternately by controlling the second inputs from a time-delayed controlled monostable FLOP element to the clock signal outputs (T1, T2) exchanged after a period of time.
  • T1, T2 the clock signal outputs
  • Fig. 5 is in a first group (a), (b), a second group - (c1) - (c3), (d) - and a third group (e1), (e2), (e3) divided series of display images, which is abbreviated for drawing reasons, as already expressed in Fig. 1a that these display images are made one after the other by pressing the function button (183) (Fig. 2 and 3) visible, but actually the register groups (80a, 80b, 80c, 80d etc.) with the associated programming memories (170a, 170b ...
  • Fig. 1A is also included the special case in which by installing the part programs (c2) and (c3) for a more complicated programming two cases, namely for the switching times A OUT Clock five days of the week memory 03oo 12.oo Clock (Mon-Fri) freely programmable weekday memory 12.oo 16.oo Clock (Mon-Thu) - modularly composed of sub-programs - is realized for a long weekend.
  • This example is representative of the multiple usability of the memory organization described, in which the entire program can be assembled in a simple manner using the loop from partial programs of different data, even if from defined formats, that is to say from program modules with parallel overlapping functions.
  • the modularity extends to largely any, i.e. all data for daily ON and OFF switching data, the weeks without obligation for ON and OFF switching, as well as channels; it is only necessary to divide the entire program into program sections accordingly.
  • the conditions and the formatting of the function blocks or data records are in each case - in this example: five days of the week, seven days of the week fixed and freely available Weekdays - to be taken into account, in this context - also within the framework of the hardware capacity - the programming is completely freely disposable.
  • each input group contains an hour counter and a minute counter for the ON switching time group and the OFF switching time group.
  • Each input branch has its own acknowledgment group (119, 117, 142) for the hour position ON, the minute position ON and the weekdays ON. Programs with fixed weekdays are naturally not acknowledged because they have not been entered.
  • the channel selector group has corresponding acknowledgment groups.
  • the partial memories of the intermediate register are constructed from matching memory elements in the same systematic manner as the modules described so far, cf. Fig. 2, e.g. B. an ON switching time register (168), an OFF switching time register (169), a weekday ON (143), a weekday OFF register (147), a weekday ON address register ( 145), a weekday OFF address register, and a channel selection register.
  • Each acknowledgment causes the content of the next input point to be displayed on the display device, which is effected by the relevant acknowledgment group via the line concerned, so that the input is then operated.
  • This operator guidance takes place both by flashing the colon after the function selection as well as after each completed entry of the ON switching time, first the hours, then the minutes, then by blinking the symbols for the days of the week, also after connecting the acknowledgment of the choice of days of the week etc., whose symbols remain. Pressing the setting buttons without prior confirmation after entering the days of the week causes the OFF switching time display to flash, Entering and acknowledging the hours and minutes - individually by themselves - causes the channel display to flash, their acknowledgment or places cause the acknowledged channel display to stop or to be replaced.
  • the deletion is achieved by pressing the relevant function selection button until the relevant switching time image appears on the display device; pressing the "C” key then deletes the saved program.
  • pressing the relevant function selection button For a desired change to a saved program, it is again necessary to select the relevant detail with the acknowledgment key and finally to change the detail by pressing the control key until the desired entry is made. Then the sub-program "Set time" with the function key to select, with which the entered programs are then saved.
  • an additional circuit is set up in the time control group (FIG. 6), with which the time-of-day switching program brought forward and entered for a selected day, in particular Sunday, can also be processed in relation to time for other days, so z. B. for Thursday, Friday, Saturday and Sunday is processed in the same way. This is particularly advantageous for the two week (work) days between a Thursday - holiday - and Sunday.
  • the relevant additional circuit - Fig. 6 - consists of a preselection counter, which is operated by the hand switch button - operated n times - for n days before Sunday this program can run.
  • the preselection counter is reset after each day of the program memory by the weekday signal of the clock until the end of the reset to zero - when "FO" is displayed on the display device - e.g. B. in the line for the OFF switching times - the start of the switching program is normal again.
  • the module reference symbols correspond to those in Fig. 5.
  • the leaf connections of the wiring harnesses are placed in angle brackets.
  • both the circuit arrangement of the new time program switching device has an extreme structure and is modular in every detail, and consequently the program parts are accordingly constructed from identical stages and components.
  • this is also expressed by the fact that a single actuating key (102), a single acknowledgment key (104) and a single function selection key (183) are sufficient for operation for the selection of all sub-programs, so that each of the function groups can be selected almost in time, namely the Activate input groups, the acknowledgment groups, the ON and OFF time switch block, the day of the week selection, whereby the aforementioned three single connecting lines (101, 103, 184) are sufficient.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Clocks (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Communication Control (AREA)
  • Programmable Controllers (AREA)

Claims (7)

  1. Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire, équipé d'un dispositif d'affichage et d'un dispositif de commande pour le réglage de l'heure actuelle d'une horloge réglable en vue du changement de l'heure d'été/d'hiver, pour le réglage d'un programme de vacances et pour un service réglé à la main, avec un premier élément de commande (183) avec programmation et appel de programmes partiels à partir des cellules d'une mémoire de programmation (170), et avec un second élément de commande (102) pour une introduction sélectionnée et l'appel de l'heure courante d'une horloge, ainsi que pour l'introduction de temps de commutation à mémoriser dans des compteurs (106, 108, 177, 180, 133, 159) et un appel des temps de commutation y mémorisés, des actionnements combinés du premier et du second élément de commande (183, 102) permettant de commander et d'influencer les fonctions, qui leur sont attribuées, ainsi que d'une unité de comparaison pour établir des comparaisons entre des temps de commutation MARCHE/ARRET adressés, visualisés respectivement en heures (h) et en minutes (m), du côté sortie de la mémoire, d'une part, et des heures (h, m), et données de jours de la semaine (d) de l'horloge, d'autre part, les programmes partiels mémorisés étant formatés sous forme d'enregistrements de données dans des mémoires intermédiaires (117, 119, 142, 152, 166) de sorte à pouvoir être appelés, par actionnements multiples des éléments de commande mentionnés 182, 102), individuellement, pas à pas, à partir d'une séquence organisée de données de blocs de fonctions mémorisés en série dans des registres adressables occupés ou occupables, à l'aide du premier élément de commande (183), un retour ramenant, en forme de boucle, d'une dernière position de la séquence à appeler ou de plusieurs séquences de ce genre à une première position de la séquence et une introduction de séquence partielle étant mémorisée et arrêtée, à l'aide d'un troisième élément de commande (104), dans un registre formaté (168, 169, 163, 143, 145, 147) de la mémoire de programmation (170), tandis que l'affichage d'un niveau de programme suivant a lieu dans le dispositif d'affichage ou bien que les données mémorisées des séquences sont respectivement extraites, avec un chevauchement de fonctions, à l'aide de routines contenues dans une mémoire d'instruction (69), avec boucles de fonctions périodiques, selon le programme partiel concerné,
    caractérisé par le fait
    que
    que les registres mentionnés (143, 145, 147, 163, 168, 169), les compteurs cités (106, 108, 177, 180, 133, 159) et les mémoires intermédiaires mentionnées (117, 119, 142, 152, 166) peuvent êtres traités, respectivement selon un ordre hiérarchique de ces registres, compteurs et mémoires, par un formatage des cellules de mémoires adressables en succession prédéfinissable, avec, le cas échéant, actionnement réitéré d'un second élément de commande, pour une séquence de valeurs réglées, de sorte
    - que la branche de programme respective ne soit prise automatiquement en charge, en accord avec les données du jour de semaine de commutation MARCHE, à l'aide du second élément de commande (102) pour le compteur (159) pour le jour de semaine du commutateur ARRET, par l'intermédiaire d'un comparateur de son contenu et du jour de semaine de commutation MARCHE, que s'il résulte de la comparaison que le temps de commutation ARRET est supérieur au temps de commutationm MARCHE; si, par contre, la comparaison révèle que le temps de commutation ARRET est inférieur au temps de commutation MARCHE, le temps de commutation ARRET est transposé au jour de semaine suivant
    et/ou
    - que la mémoire des heures est reliée à un commutateur inverseur entre deux zones voisines, différant d'une heure, ou, le cas échéant, des zones de mémoire décalées de plusieurs heures, cette mémoire pouvant être décalée du laps de temps prédéfini, à l'aide d'une commutation été/hiver, tout particulièrement à l'aide d'une touche ±1h par l'intermédiaire d'un commutateur, entre deux niveaux, +1h, -2h, +1h et, le cas échéant, inversement: +1h etc.
    et/ou
    - que dans une séquence présélectionnée de jours d'une séquence présélectionnée de semaines, des temps de commutation peuvent être admis, interchangeablement, pour d'autres jours que ces jours programmés, tout particulièrement des dimanches, à l'aide d'un compteur présélecteur selon les évaluations d'une unité de comparaison, et que, ce faisant un compteur est commuté à progression automatique par jour de semaine jusqu'à ce qu'un état de compteur de début respectivement présélectionné soit traité, ce après quoi le déroulement du programme normal se poursuit.
  2. Appareil électronique, numérique, de commutation et/ou de régulation selon revendication
    caractérisé par le fait
    que le circuit de mémoires du groupe d'introduction en cascade est composé de quatre groupes d'introduction, coopérant sériellement: le groupe d'introduction "A" (127) et le groupe d'introduction "C" (154) pour l'introduction des temps de commutation respectifs MARCHE et ARRET en heures et en minutes, les groupe d'introduction "B" (132) et le groupe d'introduction "D" (146) pour l'introduction des données de commutation jours de la semaine respectives MARCHE et ARRET,
    le groupe d'introduction "A" comprenant, côté entrée: un premier compteur (106) pour les heures du temps de commutation MARCHE et un circuit ET (105) et un premier groupe d'acceptation pour la mémorisation dans une première mémoire intermédiaire (117), par un actionnement du troisième élément de commande, qui est une touche de d'acceptation (104), un second circuit ET (112) entre son entrée (120) et la sortie (115) du premier compteur (106) et, à un niveau suivant, un second compteur (108) pour les minutes du temps de commutation MARCHE, avec un troisième circuit ET (107), dans son entrée et, dans un second groupe d'acceptation, une deuxième mémoire intermédiaire (119) pour une mémorisation par actionnement de la touche d'acceptation (104), avec un quatrième circuit ET (114), entre son entrée et la sortie (116) du deuxième compteur (108) et est touché, côté entrée, par une entrée du premier circuit ET (105), par le signal du deuxième élément de commande, à savoir: une touche de réglage (102), et touché, à la sortie (128) de la seconde mémoire intermédiaire (119), avec l'entrée du groupe d'introduction "B" (132) pour le jour de la semaine, par le signal de la touche de réglage (102) ainsi que par le registre de commutation MARCHE (168), dans la mémoire de pragrammation (170),
    et que le groupe d'introduction "B" (132) comprend,
    en tant que l'un des compteurs, un registre à décalage (133) pour la sélection des jours de la semaine, par un certain nombre d'actionnements de la touche de réglage (102), en amont d'un cinquième circuit ET (131), et que, par acceptation à l'aide d'une troisième mémoire intermédiaire (142), le contenu respectif du registre à décalage est transféré dans un registre de jours de la semaine (143) pour être transmis à un registre de jours de la semaine pour commutation MARCHE (145) et déposé dans la mémoire de programmation (170),
    et que, par le signal de sortie de la mémoire intermédiaire (142),
    le groupe d'introduction "C" (154),
    pour la mémorisation des temps de commutation ARRET,
    et le groupe d'introduction "D" (146),
    pour la mémorisation des données de jours de la semaine, avec programmation libre et par actionnement respectif de la touche de réglage (102),
    sont reliés, dans la mémoire de programmation (170), par une transmission adéquate des sorties d'un registre de temps de commutation ARRET (169) et d'un registre adresse (163), la seconde entrée du premier circuit ET (105) pour la touche de réglage (102) étant reliée à une première ligne BUS (101) commune, et la deuxième entrée du deuxième circuit ET (113) pour la touche d'acceptation (104) étant reliée à une deuxième ligne BUS commune (103).
  3. Appareil électronique, numérique, de commutation et/ou de régulation selon la revendication 1 ou 2,
    caractérisé par le fait
    que des mémoires mortes (201) et des mémoires (145, 147) adressables et chargeables dans les sous-groupes pour la confirmation des heures et des minutes réglées aussi bien pour les temps de commutation MARCHE que pour les temps de commutation ARRET sont mises en oeuvre pour les jours de la semaine des temps de commutation MARCHE et ARRET.
  4. Appareil électronique, numérique, de commutation et/ou de régulation selon l'une des revendications 1 à 3,
    caractérisé par le fait
    que le compteur (159) pour les jours de la semaine des temps de commutation ARRET est soumis à un réglage forcé en commun avec le compteur du temps de commutation MARCHE, et que les contenus de ces compteurs sont transférés dans la mémoire par actionnement du troisième élément de commande (104) ou que, par actionnement du deuxième et du troisième élément de commande (102, 104), le contenu du compteur (159) pour les jours de la semaine du temps de commutation ARRET peut être modifié à volonté ou réglé de nouveau et confirmé ensuite.
  5. Appareil électronique, numérique, de commutation et/ou de régulation selon les revendications 1 à 4,
    caractérisé par le fait
    qu un masque au moins pour une combinaison avec au moins un programme partiel est prévu dans une boucle fermée, ceci pour le renvoi forcé réitéré au début de celui-ci, respectivement après le traitement de tous les programmes partiels, mémorisés, successivement, jusqu'àlors, chacun des masques pour temps (00.00) et/ou jours de la semaine (- - - ..) étant formaté attribué, aux fins de mémorisation des programmes partiels préparés, de sorte à être combiné, au choix, avec
    a) cinq et/ou sept jours de la semaine prépositionnés et
    b) des jours de la semaine prorgammables à volonté.
  6. Appareil électronique, numérique, de commutation et/ou de régulation selon l'une des revendications 1 à 5,
    caractérisé par le fait
    que la séquence, organisée en boucle, est mise en oeuvre, en nombre multiple et par adressage en ordre approprié, avec des séries de blocs de fonctions collectés au choix, lesquelles séries sont mémorisées dans des régistres, au sein de cette séquence, l'organisation interne des boucles étant introduisible ou introduite librement dans différentes structures.
  7. Appareil électronique, numérique, de commutation et/ou de régulation selon l'une des revendications 1 à 6,
    caractérisé par le fait
    que les fonctions des modules d'enchaînements, tels qu'éléments logiques GATE, FLIP-FLOP, mémoires, compteurs, registres à décalage et comparateurs sont exécutées avec une unité arithmétique selon une séquence d'instructions d'un système d'exploitation, contenue dans une mémoire de programme et/ou que ces groupes d'enchaînements sont utilisables, au moins partiellement, en tant que composantes de la mémoire afférente au système d'exploitation, et réalisables à l'aide de circuits de commutation de la hardware.
EP89114429A 1988-08-11 1989-08-04 Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire Expired - Lifetime EP0354487B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT89114429T ATE88287T1 (de) 1988-08-11 1989-08-04 Elektronische digitale schalt- und/oder regelvorrichtung, insbesondere schaltuhr.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3827327A DE3827327A1 (de) 1988-08-11 1988-08-11 Bedieneinrichtung und -anordnung fuer ein elektronisches digitales schalt- und/oder regelgeraet, insbesondere schaltuhr
DE3827327 1988-08-11

Publications (3)

Publication Number Publication Date
EP0354487A2 EP0354487A2 (fr) 1990-02-14
EP0354487A3 EP0354487A3 (fr) 1991-07-17
EP0354487B1 true EP0354487B1 (fr) 1993-04-14

Family

ID=6360669

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89114429A Expired - Lifetime EP0354487B1 (fr) 1988-08-11 1989-08-04 Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire

Country Status (4)

Country Link
EP (1) EP0354487B1 (fr)
AT (1) ATE88287T1 (fr)
DE (2) DE3827327A1 (fr)
ES (1) ES2040422T3 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2142932T3 (es) * 1993-01-05 2000-05-01 Honeywell Inc Interfaz de usuario de multiples finalidades.
DE19632881B4 (de) * 1996-08-16 2005-01-20 Legrand Gmbh Programmgesteuerte Schaltvorrichtung mit Menüsteuerung

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3123711A1 (de) * 1981-06-15 1983-01-05 Dieter Gräßlin Feinwerktechnik, 7742 St Georgen "digitalelektronisches zeitschaltwerk"
DE3668508D1 (de) * 1985-04-03 1990-03-01 Siemens Ag Bedienungseinheit fuer eine schaltuhr.

Also Published As

Publication number Publication date
EP0354487A3 (fr) 1991-07-17
ES2040422T3 (es) 1993-10-16
EP0354487A2 (fr) 1990-02-14
DE58904056D1 (de) 1993-05-19
ATE88287T1 (de) 1993-04-15
DE3827327A1 (de) 1990-02-15

Similar Documents

Publication Publication Date Title
DE3030246C2 (de) Dateneingabevorrichtung
DE2259957C3 (de) Elektronische Uhr
DE68924196T2 (de) Elektronische Anordnung mit einer Kalenderfunktion.
DE3216286A1 (de) Elektronisches regelgeraet
DE3026128C2 (fr)
DE3039843C2 (fr)
DE2649185A1 (de) Elektronische uhr
EP0092211B2 (fr) Dispositif de commutation de programme de temps électronique
DE69517641T2 (de) Programmierbare elektronische Vorrichtung zur Steuerung von Bewässerungssystemen
EP0354487B1 (fr) Appareil électronique, numérique, de commutation et/ou de régulation, en particulier interrupteur horaire
EP0167848B1 (fr) Dispositif et procédé pour la programmation et l'affichage des moments de commutation d'un interrupteur horaire numérique
DE2813477C3 (de) Elektronische Kalenderanzeigevorrichtung
DE2649197C2 (de) Elektronische Uhr
DE2716387C3 (de) Elektronische Uhr
EP0563972B1 (fr) Montre interrupteur horaire électronique
EP0197336B1 (fr) Dispositif de commande pour interrupteur horaire
DE69006807T2 (de) Weltuhr.
DE2857653A1 (de) Einrichtung in einem fernsehsystem
DE4335990C2 (de) Vorrichtung zur Programmierung
DE2804079A1 (de) Programmierbarer elektrischer zeitschalter, insbesondere zur programmregelung eines thermostaten
AT384512B (de) Schaltung fuer einen programmierbaren fernsehempfaenger
DE2115685C3 (de) Vorrichtung zum Stellen der Zeiger eines elektronischen Zeitmeßgerätes
DE2461563C3 (de) Elektronisch digital arbeitende Uhr
EP0825501B1 (fr) Dispositif de commutation contrôlé par programme avec commande à menu
DE3436593A1 (de) Freiprogrammierbares zeitgeber-bedienteil

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

17P Request for examination filed

Effective date: 19900322

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: LEGRAND GMBH

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

17Q First examination report despatched

Effective date: 19920206

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19930414

Ref country code: NL

Effective date: 19930414

Ref country code: BE

Effective date: 19930414

REF Corresponds to:

Ref document number: 88287

Country of ref document: AT

Date of ref document: 19930415

Kind code of ref document: T

REF Corresponds to:

Ref document number: 58904056

Country of ref document: DE

Date of ref document: 19930519

ET Fr: translation filed
ITF It: translation for a ep patent filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19930616

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Effective date: 19930804

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Effective date: 19930831

Ref country code: CH

Effective date: 19930831

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2040422

Country of ref document: ES

Kind code of ref document: T3

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19980803

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19980806

Year of fee payment: 10

Ref country code: ES

Payment date: 19980806

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19980924

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990804

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990805

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19990804

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000428

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000601

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20000911

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050804