[go: up one dir, main page]

DE602005008031D1 - Verfahren zur verringerung von zwischensymbolstörungen, sigma-delta-umsetzer zur durchführung dieses verfahrens und durch dieses verfahren erzeugte informationen übermittelndes speichermedium - Google Patents

Verfahren zur verringerung von zwischensymbolstörungen, sigma-delta-umsetzer zur durchführung dieses verfahrens und durch dieses verfahren erzeugte informationen übermittelndes speichermedium

Info

Publication number
DE602005008031D1
DE602005008031D1 DE602005008031T DE602005008031T DE602005008031D1 DE 602005008031 D1 DE602005008031 D1 DE 602005008031D1 DE 602005008031 T DE602005008031 T DE 602005008031T DE 602005008031 T DE602005008031 T DE 602005008031T DE 602005008031 D1 DE602005008031 D1 DE 602005008031D1
Authority
DE
Germany
Prior art keywords
digital signal
troubleshooting
procedure
transmitting
carrying
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602005008031T
Other languages
English (en)
Inventor
Bas M Putter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602005008031D1 publication Critical patent/DE602005008031D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/322Continuously compensating for, or preventing, undesired influence of physical parameters
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3006Compensating for, or preventing of, undesired influence of physical parameters
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0634Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
    • H03M1/0656Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
    • H03M1/066Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
    • H03M1/0665Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using data dependent selection of the elements, e.g. data weighted averaging
    • H03M1/0668Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using data dependent selection of the elements, e.g. data weighted averaging the selection being based on the output of noise shaping circuits for each element
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/39Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M3/424Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/39Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M3/43Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/458Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/464Details of the digital/analogue conversion in the feedback path
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3015Structural details of digital delta-sigma modulators
    • H03M7/302Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3024Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M7/3026Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3015Structural details of digital delta-sigma modulators
    • H03M7/302Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3024Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M7/3028Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)
DE602005008031T 2004-03-29 2005-03-23 Verfahren zur verringerung von zwischensymbolstörungen, sigma-delta-umsetzer zur durchführung dieses verfahrens und durch dieses verfahren erzeugte informationen übermittelndes speichermedium Expired - Lifetime DE602005008031D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04101293 2004-03-29
PCT/IB2005/050990 WO2005093959A1 (en) 2004-03-29 2005-03-23 Method of reducing inter-symbol interference, a sigma-delta converter for performing this method and a storage medium conveying information generated by this method

Publications (1)

Publication Number Publication Date
DE602005008031D1 true DE602005008031D1 (de) 2008-08-21

Family

ID=34961631

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005008031T Expired - Lifetime DE602005008031D1 (de) 2004-03-29 2005-03-23 Verfahren zur verringerung von zwischensymbolstörungen, sigma-delta-umsetzer zur durchführung dieses verfahrens und durch dieses verfahren erzeugte informationen übermittelndes speichermedium

Country Status (7)

Country Link
US (1) US7378997B2 (de)
EP (1) EP1738468B1 (de)
JP (1) JP2007531446A (de)
CN (1) CN1938954B (de)
AT (1) ATE400926T1 (de)
DE (1) DE602005008031D1 (de)
WO (1) WO2005093959A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100764351B1 (ko) * 2006-03-24 2007-10-08 삼성전기주식회사 카오스 신호 송신장치
US8879461B2 (en) * 2008-12-01 2014-11-04 Qualcomm Incorporated Blank subframe uplink design
US10418044B2 (en) 2017-01-30 2019-09-17 Cirrus Logic, Inc. Converting a single-bit audio stream to a single-bit audio stream with a constant edge rate

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5357196A (en) * 1991-08-06 1994-10-18 Jeco Company Limited Circuit for converting a frequency of an input signal so a signal having a digital value corresponding to the frequency
US5530442A (en) * 1994-05-09 1996-06-25 At&T Corp. Circuit and method for testing a dithered analog-to-digital converter
US5745061A (en) * 1995-07-28 1998-04-28 Lucent Technologies Inc. Method of improving the stability of a sigma-delta modulator employing dither
JP3356201B2 (ja) * 1996-04-12 2002-12-16 ソニー株式会社 ビデオカメラおよび輪郭強調装置
DE19722434C1 (de) * 1997-05-28 1998-10-01 Siemens Ag Vorrichtung zur Digital-Analog-Wandlung mit hoher Linearität
US6078622A (en) * 1997-12-22 2000-06-20 Delco Electronics Corporation Distributed digital radio system
US6087969A (en) * 1998-04-27 2000-07-11 Motorola, Inc. Sigma-delta modulator and method for digitizing a signal
AUPP392498A0 (en) * 1998-06-04 1998-07-02 Innes Corporation Pty Ltd Traffic verification system
US6356129B1 (en) * 1999-10-12 2002-03-12 Teradyne, Inc. Low jitter phase-locked loop with duty-cycle control
US6351229B1 (en) 2000-09-05 2002-02-26 Texas Instruments Incorporated Density-modulated dynamic dithering circuits and method for delta-sigma converter
US6952174B2 (en) * 2001-09-07 2005-10-04 Microsemi Corporation Serial data interface
EP1489430B1 (de) * 2003-06-17 2006-10-04 Agilent Technologies Inc Sigma-Delta-Modulator mit Pulsbreitenmodulations-Ausgang

Also Published As

Publication number Publication date
CN1938954A (zh) 2007-03-28
JP2007531446A (ja) 2007-11-01
ATE400926T1 (de) 2008-07-15
EP1738468B1 (de) 2008-07-09
EP1738468A1 (de) 2007-01-03
US20070200742A1 (en) 2007-08-30
CN1938954B (zh) 2011-09-28
WO2005093959A1 (en) 2005-10-06
US7378997B2 (en) 2008-05-27

Similar Documents

Publication Publication Date Title
KR102117743B1 (ko) 개선된 아날로그-디지털 변환기
Vanderkooy et al. Dither in digital audio
JP4454109B2 (ja) パルス密度変調信号(pdm)のデジタル−アナログ変換処理におけるsn比改善の方法および装置
JP4908548B2 (ja) ハイブリッドデルタシグマadc
CN101964663A (zh) 分段数模转换器
TW200732640A (en) Conversion clock randomization for EMI immunity in temperature sensors
CA2476967A1 (en) A system and method for adaptive sigma-delta modulation
JP2006502626A5 (de)
DE602005008031D1 (de) Verfahren zur verringerung von zwischensymbolstörungen, sigma-delta-umsetzer zur durchführung dieses verfahrens und durch dieses verfahren erzeugte informationen übermittelndes speichermedium
Colodro et al. New continuous-time multibit sigma–delta modulators with low sensitivity to clock jitter
US20140185835A1 (en) One-bit digital-to-analog converter offset cancellation
DE60307429D1 (de) Verfahren und Einrichtung zur Digital-Analog/Analog-Digital Wandlung mit reduziertem Energieverbrauch
TW200605702A (en) Circuit for the control of a loudspeaker
US8102291B2 (en) Sigma delta modulator and quantizer and quantization method thereof
US7868711B2 (en) Arrangement for pulse-width modulating an input signal
CN109698699A (zh) 用于信号变换的方法和装置
TWI501564B (zh) 差動式內插脈衝寬度調變數位類比轉換裝置及信號輸出方法
CN203522712U (zh) 一种用于数字麦克风的连续时间多比特模数转换器
JP2006500871A5 (de)
TW200620921A (en) System and method for simplifying analog processing in a transmitter incorporating a randomization circuit
CN102098056B (zh) 三角积分调变器及脉宽调变追踪量化器
RoyChowdhury et al. Verilog modeling of 24 bit stereo DAC using multibit SDM
Gomez A 102-dB spurious-free DR/spl Sigma//spl Delta/ADC using a dynamic dither scheme
TW200505172A (en) Audio digital to analog converter with harmonic suppression
CN103780262A (zh) 差动式内插脉冲宽度调变数字模拟转换装置及方法

Legal Events

Date Code Title Description
8364 No opposition during term of opposition