CN203133648U - Voltage stabilizing circuit - Google Patents
Voltage stabilizing circuit Download PDFInfo
- Publication number
- CN203133648U CN203133648U CN 201320155866 CN201320155866U CN203133648U CN 203133648 U CN203133648 U CN 203133648U CN 201320155866 CN201320155866 CN 201320155866 CN 201320155866 U CN201320155866 U CN 201320155866U CN 203133648 U CN203133648 U CN 203133648U
- Authority
- CN
- China
- Prior art keywords
- circuit
- links
- output
- reset generation
- connecting path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000000087 stabilizing effect Effects 0.000 title abstract 2
- 230000001105 regulatory effect Effects 0.000 claims description 13
- 239000002184 metal Substances 0.000 claims description 5
- 238000000034 method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000052 comparative effect Effects 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model provides a voltage stabilizing circuit. In the circuit, when the adjusting input end is connected with a reset generation circuit and an error amplifying circuit through a first connectable access, the adjustable output function can be realized. When the adjustable output is realized, the adjustable input end is connected with the reset generation circuit. Therefore, the reset generation circuit can obtain changed input voltages from the adjustable input end as a reference voltage. The reset generation circuit compares the reference voltage with the output voltage obtained from a bleeder circuit, so that the low voltage resetting function can be realized.
Description
Technical field
The utility model relates to voltage stabilizer field, relates in particular to a kind of mu balanced circuit.
Background technology
For being applied to linear voltage regulator automobile, that can realize to regulate output function, usually, when realizing to regulate output function, owing to can't under the variable situation of output, obtain reference voltage, so linear voltage regulator can't be realized the low voltage resetting function.
The utility model content
In view of this, the utility model provides a kind of mu balanced circuit, and purpose is to solve the problem that the existing linear voltage regulator of regulating output can't be realized the low voltage resetting function.
In order to achieve the above object, the utility model adopts following technical scheme:
A kind of mu balanced circuit has holding circuit, the power end that links to each other with described holding circuit; the transistor that links to each other with described holding circuit, the output terminal that links to each other with described transistor, the bleeder circuit that links to each other with described transistor and described output terminal; earth terminal with described bleeder circuit links to each other comprises:
The error amplifier that links to each other with described power end and described transistor;
The reset generation circuit that links to each other with described error amplifier and described bleeder circuit, receive the output voltage of described bleeder circuit;
The reset terminal that links to each other with described reset generation circuit;
But first connecting path that is connected with described error amplifier;
But the input end regulated that can link to each other with described error amplifier and described reset generation circuit by described first connecting path.
Preferably, described circuit also comprises:
The reference circuit that links to each other with described power end;
But with described reference circuit second connecting path that link to each other, that can be connected described reference circuit and described error amplifying circuit, described reference circuit and described reset generation circuit respectively;
The Enable Pin that links to each other with described reference circuit.
Preferably,
But but described first connecting path and described second connecting path are positioned on the same metal level of same domain.In the mu balanced circuit that the utility model provides, when but the adjusting input end links to each other with reset generation circuit and error amplifying circuit by first connecting path, can realize to regulate output function, when realizing to regulate output, because can regulate input end links to each other with reset generation circuit, therefore, reset generation circuit can be regulated the input voltage that input end obtains variation from described, as reference voltage, reset generation circuit is compared reference voltage with the output voltage that obtains from bleeder circuit, can realize the low voltage resetting function.
Description of drawings
In order to be illustrated more clearly in the technical scheme of the utility model embodiment, the accompanying drawing of required use is done to introduce simply in will describing embodiment below, apparently, accompanying drawing in describing below only is embodiment more of the present utility model, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the synoptic diagram of the disclosed a kind of mu balanced circuit of the utility model embodiment;
Fig. 2 is the synoptic diagram of disclosed another mu balanced circuit of the utility model embodiment;
Fig. 3 is the domain synoptic diagram of the disclosed a kind of mu balanced circuit of the utility model embodiment.
Embodiment
Below in conjunction with the accompanying drawing among the utility model embodiment, the technical scheme among the utility model embodiment is clearly and completely described, obviously, described embodiment only is the utility model part embodiment, rather than whole embodiment.Based on the embodiment in the utility model, those of ordinary skills are not making the every other embodiment that obtains under the creative work prerequisite, all belong to the scope of the utility model protection.
The utility model embodiment provides a kind of mu balanced circuit, as shown in Figure 1, comprising:
Mu balanced circuit shown in Figure 1, but with after the connection of first connecting path, can realize regulating output function.
The detailed process that realization can be regulated output function is: by earth terminal 106 ground connection, be circuit supply by power end 102, by regulating input end 111 input adjustable voltage, on the one hand, adjustable voltage is exported after by error amplifier and transistor, realization can be regulated the function of output, on the other hand, adjustable voltage input reset generation circuit is as reference voltage, and simultaneously, reset generation circuit obtains output voltage from bleeder circuit, and with output voltage and reference voltage comparison, when output voltage during less than reference voltage, from POR output low voltage resetting signal, thereby realize the low voltage resetting function.
From said process as can be seen, the described mu balanced circuit of present embodiment can be regulated on the basis of output function in realization, can realize the low voltage resetting function.
Disclosed another mu balanced circuit of present embodiment new embodiment as shown in Figure 2, is compared with circuit shown in Figure 1, and the mu balanced circuit among Fig. 2 is newly-increased with the lower part:
The reference circuit 112 that links to each other with described power end;
But second connecting path 113 that links to each other with described reference circuit;
The Enable Pin (EN) 114 that links to each other with described reference circuit.
Preferably, the described transistor of present embodiment comprises: the PMOS power transistor.
The described mu balanced circuit of present embodiment, but but by connecting first connecting path and second connecting path respectively, can realize two kinds of functions:
Connected mode one:
But connect first connecting path, but disconnect second connecting path, under this kind connected mode, the EN end is floating empty, and mu balanced circuit is realized regulating output function, and the specific implementation process repeats no more here as described in the above-mentioned embodiment.
Connected mode two:
But connect second connecting path, but disconnect first connecting path.Under the connected mode, mu balanced circuit can be realized fixing output and low voltage resetting function hereinto.
Concrete implementation procedure is:
Described reference circuit receives the enable signal of enable pin input, respectively to described error amplifier and described reset generation circuit output reference voltage.The magnitude of voltage of described reference voltage can set in advance.Error amplifier receives the reference voltage of described reference circuit output and the output voltage of described voltage divider feedback respectively, the value of benchmark magnitude of voltage and output voltage,, drive described PMOS power transistor and control described output voltage to described PMOS power transistor output control signal according to comparative result.
Described reset generation circuit receives the output voltage of described reference voltage and described bleeder circuit feedback respectively, and the output voltage values of described reference voltage value and described bleeder circuit feedback is compared.If output voltage values is lower than the value of low pressure reference voltage, so described reset generation circuit is exported a low voltage resetting signal to described POR port, thereby closes subsequent conditioning circuit work.
This shows that the described mu balanced circuit of present embodiment can be by different connected modes, be implemented in fixing output function and can regulate switching between output function, and, when realizing regulating output function, also can realize the low voltage resetting function.
Preferably, in the present embodiment, as shown in Figure 3, but but described first connecting path and second connecting path are positioned on the same metal level of same domain.
Annexation between it as shown in Figure 3, but be first connecting path shown in 1 wherein, but be second connecting path described in 2.Need to prove that power end and output terminal are arranged on the output transistor, usually, acting as to each circuit of current biasing circuit provides working current.In domain shown in Figure 3, can be with Enable Pin (EN), can regulate input end (ADJ) and reset terminal (POR) and all reserve pressure welding point (PAD) position that can encapsulate, the different PAD of combination in any so as required, namely use ADJ and POR, can realize to regulate output and low voltage resetting function, use EN and POR can realize fixing output and low voltage resetting function.When between needs can regulated output and fixing output, switching, at most only need to adjust the layer of metal layers, when packaged chip just can by draw different PAD make final chip realization need function.
This shows, in the domain shown in Figure 3, on same chip, three kinds of functions can be realized by different packing forms, and the switching that to regulate between output and the fixing output can be implemented in by revising the layer of metal layer, therefore, has the advantage that is easy to realize and save cost.
Each embodiment adopts the mode of going forward one by one to describe in this instructions, and what each embodiment stressed is and the difference of other embodiment that identical similar part is mutually referring to getting final product between each embodiment.
To the above-mentioned explanation of the disclosed embodiments, make this area professional and technical personnel can realize or use the utility model.Multiple modification to these embodiment will be apparent concerning those skilled in the art, and defined General Principle can realize under the situation that does not break away from spirit or scope of the present utility model in other embodiments herein.Therefore, the utility model will can not be restricted to these embodiment shown in this article, but will meet the wideest scope consistent with principle disclosed herein and features of novelty.
Claims (3)
1. mu balanced circuit; has holding circuit; the power end that links to each other with described holding circuit; the transistor that links to each other with described holding circuit; the output terminal that links to each other with described transistor, the bleeder circuit that links to each other with described transistor and described output terminal, the earth terminal that links to each other with described bleeder circuit; it is characterized in that, comprising:
The error amplifier that links to each other with described power end and described transistor;
The reset generation circuit that links to each other with described error amplifier and described bleeder circuit, receive the output voltage of described bleeder circuit;
The reset terminal that links to each other with described reset generation circuit;
But first connecting path that is connected with described error amplifier;
But the input end regulated that can link to each other with described error amplifier and described reset generation circuit by described first connecting path.
2. circuit according to claim 1 is characterized in that, also comprises:
The reference circuit that links to each other with described power end;
But with described reference circuit second connecting path that link to each other, that can be connected described reference circuit and described error amplifying circuit, described reference circuit and described reset generation circuit respectively;
The Enable Pin that links to each other with described reference circuit.
3. circuit according to claim 2 is characterized in that,
But but described first connecting path and described second connecting path are positioned on the same metal level of same domain.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320155866 CN203133648U (en) | 2013-03-29 | 2013-03-29 | Voltage stabilizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320155866 CN203133648U (en) | 2013-03-29 | 2013-03-29 | Voltage stabilizing circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203133648U true CN203133648U (en) | 2013-08-14 |
Family
ID=48941615
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201320155866 Expired - Lifetime CN203133648U (en) | 2013-03-29 | 2013-03-29 | Voltage stabilizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203133648U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106980338A (en) * | 2016-01-18 | 2017-07-25 | 精工半导体有限公司 | Voltage-stablizer |
-
2013
- 2013-03-29 CN CN 201320155866 patent/CN203133648U/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106980338A (en) * | 2016-01-18 | 2017-07-25 | 精工半导体有限公司 | Voltage-stablizer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101649033B1 (en) | Low drop-out voltage regulator | |
| EP2772821B1 (en) | Low dropout regulator | |
| CN106774580B (en) | A kind of LDO circuit of fast transient response high PSRR | |
| CN103412602B (en) | Non-capacitive low-dropout linear voltage regulator | |
| CN102622033A (en) | Voltage regulator | |
| CN105138062A (en) | System improving load regulation rate of low-pressure-difference linear voltage regulator | |
| CN202711109U (en) | Compensation circuit for remote-end voltage stabilization by using feedback loop | |
| CN104615181A (en) | Voltage regulator apparatus and related method | |
| CN105005349A (en) | Overcurrent protection circuit, semiconductor device and voltage regulator | |
| CN203133648U (en) | Voltage stabilizing circuit | |
| CN107704005B (en) | Negative voltage linear stable | |
| CN205901263U (en) | Overvoltage Protection Circuits and Portable Electronics | |
| CN105807831A (en) | Linear voltage regulator and linear voltage stabilizing system preventing overshoot | |
| CN207008452U (en) | One kind suspends and follows voltage-stabilized power supply circuit device | |
| CN206490429U (en) | A kind of high current overvoltage surge suppression circuit | |
| CN203216959U (en) | Floating digital display meter power supply structure | |
| CN104868721A (en) | Step-down power conversion circuit and system thereof | |
| CN102469664B (en) | Constant current DC-DC (direct current to direct current) converter | |
| CN102298408A (en) | Voltage-stabilizing circuit | |
| CN102681586B (en) | There is the voltage regulator of the defencive function that powers on | |
| CN209313725U (en) | Cross adjustment rate circuit and electronic equipment | |
| CN201673424U (en) | Zener diode voltage stabilizing circuit | |
| US9479057B2 (en) | Circuit arrangement for supplying an output current to a load | |
| CN202721609U (en) | A Multi-output Voltage Limiting Circuit for Flyback Switching Power Supply | |
| CN104390738A (en) | Oil pressure sensor circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 4 / F, building 1, No.14 Jiuxianqiao Road, Chaoyang District, Beijing 100020 Patentee after: Beijing Jingwei Hirain Technologies Co.,Inc. Address before: 8 / F, block B, No. 11, Anxiang Beili, Chaoyang District, Beijing 100101 Patentee before: Beijing Jingwei HiRain Technologies Co.,Ltd. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20130814 |