CN113223959B - Method for manufacturing compression joint type diode core - Google Patents
Method for manufacturing compression joint type diode core Download PDFInfo
- Publication number
- CN113223959B CN113223959B CN202110389795.XA CN202110389795A CN113223959B CN 113223959 B CN113223959 B CN 113223959B CN 202110389795 A CN202110389795 A CN 202110389795A CN 113223959 B CN113223959 B CN 113223959B
- Authority
- CN
- China
- Prior art keywords
- voltage
- aluminum
- layer
- furnace
- tube core
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 20
- 238000000034 method Methods 0.000 title claims description 21
- 230000006835 compression Effects 0.000 title abstract 2
- 238000007906 compression Methods 0.000 title abstract 2
- 239000010410 layer Substances 0.000 claims abstract description 57
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 51
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 51
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims abstract description 41
- 238000002161 passivation Methods 0.000 claims abstract description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 23
- 238000005530 etching Methods 0.000 claims abstract description 21
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 20
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 20
- 239000011521 glass Substances 0.000 claims abstract description 15
- 238000003466 welding Methods 0.000 claims abstract description 13
- 238000001465 metallisation Methods 0.000 claims abstract description 12
- 238000009792 diffusion process Methods 0.000 claims abstract description 9
- 239000011248 coating agent Substances 0.000 claims abstract description 8
- 238000000576 coating method Methods 0.000 claims abstract description 8
- QQMBHAVGDGCSGY-UHFFFAOYSA-N [Ti].[Ni].[Ag] Chemical compound [Ti].[Ni].[Ag] QQMBHAVGDGCSGY-UHFFFAOYSA-N 0.000 claims abstract description 6
- 238000000151 deposition Methods 0.000 claims abstract description 4
- 239000011241 protective layer Substances 0.000 claims abstract description 4
- 229920002120 photoresistant polymer Polymers 0.000 claims description 26
- 229920005591 polysilicon Polymers 0.000 claims description 21
- 239000002253 acid Substances 0.000 claims description 15
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 claims description 12
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 12
- 230000007797 corrosion Effects 0.000 claims description 12
- 238000005260 corrosion Methods 0.000 claims description 12
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 claims description 10
- 239000011888 foil Substances 0.000 claims description 10
- 238000005275 alloying Methods 0.000 claims description 9
- 238000002788 crimping Methods 0.000 claims description 9
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 8
- 238000004140 cleaning Methods 0.000 claims description 8
- 229920002379 silicone rubber Polymers 0.000 claims description 7
- 239000004642 Polyimide Substances 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 6
- 229960000583 acetic acid Drugs 0.000 claims description 6
- 238000005229 chemical vapour deposition Methods 0.000 claims description 6
- 239000012362 glacial acetic acid Substances 0.000 claims description 6
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 6
- 229910017604 nitric acid Inorganic materials 0.000 claims description 6
- 229920001721 polyimide Polymers 0.000 claims description 6
- 239000000843 powder Substances 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 238000001771 vacuum deposition Methods 0.000 claims description 6
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 5
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 claims description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 239000000956 alloy Substances 0.000 claims description 4
- 239000007789 gas Substances 0.000 claims description 4
- 229910000041 hydrogen chloride Inorganic materials 0.000 claims description 4
- IXCSERBJSXMMFS-UHFFFAOYSA-N hydrogen chloride Substances Cl.Cl IXCSERBJSXMMFS-UHFFFAOYSA-N 0.000 claims description 4
- 238000004544 sputter deposition Methods 0.000 claims description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 claims description 3
- 238000005219 brazing Methods 0.000 claims description 3
- 230000008021 deposition Effects 0.000 claims description 3
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 3
- 239000005360 phosphosilicate glass Substances 0.000 claims description 3
- 229910000077 silane Inorganic materials 0.000 claims description 3
- 238000005245 sintering Methods 0.000 claims description 3
- 238000010025 steaming Methods 0.000 claims description 3
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 2
- 238000000280 densification Methods 0.000 claims description 2
- 238000005137 deposition process Methods 0.000 claims description 2
- 238000001035 drying Methods 0.000 claims description 2
- 239000001257 hydrogen Substances 0.000 claims description 2
- 229910052739 hydrogen Inorganic materials 0.000 claims description 2
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims description 2
- 239000001272 nitrous oxide Substances 0.000 claims description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 abstract description 4
- 239000011733 molybdenum Substances 0.000 abstract description 4
- 229910052751 metal Inorganic materials 0.000 abstract description 3
- 239000002184 metal Substances 0.000 abstract description 3
- 239000002699 waste material Substances 0.000 abstract description 3
- 238000001704 evaporation Methods 0.000 abstract description 2
- 230000003647 oxidation Effects 0.000 abstract description 2
- 238000007254 oxidation reaction Methods 0.000 abstract description 2
- 238000012360 testing method Methods 0.000 description 10
- 238000000227 grinding Methods 0.000 description 7
- 239000004945 silicone rubber Substances 0.000 description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000003628 erosive effect Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- CSDREXVUYHZDNP-UHFFFAOYSA-N alumanylidynesilicon Chemical compound [Al].[Si] CSDREXVUYHZDNP-UHFFFAOYSA-N 0.000 description 1
- 230000003064 anti-oxidating effect Effects 0.000 description 1
- 239000003963 antioxidant agent Substances 0.000 description 1
- 230000003078 antioxidant effect Effects 0.000 description 1
- 235000006708 antioxidants Nutrition 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003153 chemical reaction reagent Substances 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- MSNOMDLPLDYDME-UHFFFAOYSA-N gold nickel Chemical compound [Ni].[Au] MSNOMDLPLDYDME-UHFFFAOYSA-N 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000010186 staining Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/01—Manufacture or treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Description
技术领域technical field
本发明涉及二极管管芯及制作方法,尤其是涉及一种压接式二极管管芯制作方法。属于半导体器件技术领域。The invention relates to a diode die and a manufacturing method, in particular to a method for manufacturing a crimping diode die. It belongs to the technical field of semiconductor devices.
背景技术Background technique
目前,现有技术是:压接式二层结构二极管管扩散片的制备:1)根据电参数的要求,选择N型硅片的电阻率及片厚,对硅单晶片双面扩N+,保留一面作阴极,然后去除另一面N+层,再扩P层形成阳极。2)再通过铝箔与钼片焊接。3)阴极经过蒸铝、铝微合金。4)磨正斜角、腐蚀正斜角,涂胶硅橡胶或聚酰亚胺等保护台面。现有工艺、流程存在有四点不足之处:1.报废的管芯钼片不能再利用。测试中电参数不合格管芯属于废品。而钼片因和芯片通过铝箔焊在一起的,经过磨正斜角、腐蚀正斜角后钼片的边沿已变形,几何尺寸与原钼片不相符,钼片跟随一起报废,造成生产成本升高。2.磨角工艺效率低。芯片和钼片焊接形成管芯后,需要逐片磨正斜角,生产效率低,磨正斜角占用芯片阴极面面积较大,引起通态压降大。3.管芯台面不能用低压化学气相淀积工艺(CVD)来淀积半绝缘多晶硅膜或氮化硅膜。管芯焊接后磨正负斜角腐蚀清洗后,不能在700-800℃高温下做低压化学气相淀积工艺(CVD)来做半绝缘多晶硅膜或氮化硅膜对正斜角进行钝化保护,原因是硅铝合金温度的熔点为577℃,芯片与钼片硬焊的温度是650℃左右,而后道制膜钝化正斜角的温度需要在700-800℃下进行,膜钝化温度高于焊接的温度,会造成阴极铝层、阳极P层的合金层在此高温下烧的过深,引起反向耐压降低报废。所以正斜角只能做一般的钝化膜保护,如聚酰亚胺、硅橡胶。此类绝缘保护材料难以阻挡多数离子杂质对正负斜角台面的沾污、侵蚀。因此在高温测试下,反向漏电流偏大,高温反偏特性不稳定,合格率低。4.管芯阳极面的钼片易氧化。管芯阳极面的钼片由于没有抗氧化的金属层,长时间存放,钼片表面会形成一层氧化层,该氧化层具有一定的热阻和电阻,增加功耗。At present, the existing technology is: the preparation of the pressure-connected two-layer structure diode tube diffusion sheet: 1) according to the requirements of the electrical parameters, select the resistivity and the sheet thickness of the N-type silicon wafer, and expand N+ on both sides of the silicon single wafer, and keep One side is used as the cathode, and then the N+ layer on the other side is removed, and then the P layer is expanded to form the anode. 2) Then weld the aluminum foil and the molybdenum sheet. 3) The cathode is steamed aluminum and aluminum microalloy. 4) Grinding the positive bevel, corroding the positive bevel, coating silicone rubber or polyimide to protect the table. There are four deficiencies in the existing technology and flow process: 1. The discarded tube core molybdenum sheets cannot be reused. Die cores with unqualified electrical parameters in the test are waste products. However, because the molybdenum sheet and the chip are welded together through aluminum foil, the edge of the molybdenum sheet has been deformed after grinding and corroding the positive bevel angle, and the geometric size does not match the original molybdenum sheet. The molybdenum sheet is scrapped together, resulting in an increase in production costs. high. 2. The efficiency of the angle grinding process is low. After the chip and the molybdenum sheet are welded to form a tube core, the bevel needs to be ground one by one, and the production efficiency is low. The bevel grinding occupies a large area of the cathode surface of the chip, causing a large on-state voltage drop. 3. Low pressure chemical vapor deposition (CVD) cannot be used to deposit semi-insulating polysilicon film or silicon nitride film on the mesa of the die. After the core is welded, the positive and negative bevels are corroded and cleaned, and the low-pressure chemical vapor deposition process (CVD) cannot be used at a high temperature of 700-800°C to make a semi-insulating polysilicon film or a silicon nitride film to passivate the positive bevel. The reason is that the melting point of silicon-aluminum alloy is 577°C, the brazing temperature of the chip and the molybdenum sheet is about 650°C, and the temperature of the passivation positive angle of the subsequent film formation needs to be carried out at 700-800°C, and the film passivation temperature If the temperature is higher than the welding temperature, the cathode aluminum layer and the alloy layer of the anode P layer will burn too deeply at this high temperature, causing the reverse withstand voltage to decrease and be scrapped. Therefore, the positive bevel can only be used for general passivation film protection, such as polyimide and silicone rubber. This type of insulating protection material is difficult to prevent most ionic impurities from staining and eroding the positive and negative beveled mesa. Therefore, under the high temperature test, the reverse leakage current is too large, the high temperature reverse bias characteristic is unstable, and the qualified rate is low. 4. The molybdenum sheet on the anode side of the tube core is easy to oxidize. Since the molybdenum sheet on the anode surface of the tube core has no anti-oxidation metal layer, an oxide layer will form on the surface of the molybdenum sheet after long-term storage. This oxide layer has a certain thermal resistance and electrical resistance, which increases power consumption.
中国专利申请201710649775.5公开了一种整流二极管芯片结构及其制备方法该整流二极管芯片结构包括长基区N,设置在长基区N上表面的N+层,设置在长基区N下表面的P和P+层,所述N+层向下延伸至P层设有电压槽,所述电压槽位于芯片的周边,为单边槽结构;在P层平面上设置有P型凸台,所述P型凸台位于电压槽的下方;所述P型凸台的宽度大于电压槽底部的宽度。所述电压槽斜边的长度大于N型基区的厚度,以利于耗尽层的展宽。由于阴极、阳极镀镍金。该芯片只能用于软焊接(400度℃以下),不能用于压接式器件中。因为压接式管芯是在600-700℃加入铝箔与钼片焊接,电极镍金层将会渗透入N+阴极和P层内部,导致芯片性能严重下降甚至损坏。Chinese patent application 201710649775.5 discloses a rectifier diode chip structure and its preparation method. The rectifier diode chip structure includes a long base region N, an N+ layer disposed on the upper surface of the long base region N, P and a layer disposed on the lower surface of the long base region N. The P+ layer, the N+ layer extends downwards to the P layer with a voltage groove, the voltage groove is located on the periphery of the chip, and is a single-sided groove structure; a P-type boss is arranged on the P-layer plane, and the P-type boss The platform is located below the voltage groove; the width of the P-type boss is greater than the width of the bottom of the voltage groove. The length of the hypotenuse of the voltage groove is greater than the thickness of the N-type base region, so as to facilitate the widening of the depletion layer. Because the cathode and anode are nickel-plated with gold. This chip can only be used for soft soldering (below 400°C), and cannot be used for press-fit devices. Because the crimp-type die is welded with aluminum foil and molybdenum sheet at 600-700°C, the nickel-gold electrode layer will penetrate into the N+ cathode and P layer, resulting in a serious decline in chip performance or even damage.
发明内容Contents of the invention
本发明的目的是针对以上现有技术不足之处,提供一种压接式二极管管芯及制作方法,提高产品电参数、降低生产成本、提高产品的合格率。The object of the present invention is to provide a crimped diode die and a manufacturing method to improve the electrical parameters of the product, reduce the production cost, and improve the qualified rate of the product, aiming at the above shortcomings of the prior art.
本发明为达到上述目的采用的技术方案是:一种压接式二极管管芯制作方法,先制成具有P型凸台、可承受反向耐压且表面未进行金属化的芯片,然后通过铝箔与钼片硬焊接;包括以下步骤:The technical solution adopted by the present invention to achieve the above purpose is: a method for manufacturing a crimped diode die, firstly making a chip with a P-shaped boss, capable of withstanding reverse pressure and without metallization on the surface, and then passing the aluminum foil Brazing with molybdenum sheet; includes the following steps:
1)制备二层结构二极管扩散片:根据电参数的要求,选择N型硅片的电阻率及片厚,双面扩N+;其中一面设置为阴极,阴极面预留电压槽区域;然后去除另一面N+,在其电压槽下方用激光打盲孔,然后扩P层阳极和P型凸台;去除硼、磷硅玻璃;清洗待用。1) Prepare a two-layer structure diode diffusion sheet: According to the requirements of electrical parameters, select the resistivity and thickness of the N-type silicon wafer, and expand N+ on both sides; one side is set as the cathode, and the voltage groove area is reserved on the cathode side; then remove the other On one side of N+, use a laser to drill a blind hole under the voltage groove, and then expand the P layer anode and P-type boss; remove boron and phosphosilicate glass; clean and set aside.
2)在阴极面涂光刻胶、按电压槽图案曝光、显影、腐蚀电压槽,腐蚀后冲洗去除光刻胶、烘干待用。2) Apply photoresist on the cathode surface, expose according to the voltage groove pattern, develop, corrode the voltage groove, rinse and remove the photoresist after etching, and dry for later use.
3)电压槽淀积半绝缘多晶硅膜或氮化硅膜,将腐蚀好的有电压槽结构的片子放在化学气相淀积设备中,淀积半绝缘多晶硅膜或氮化硅膜,按常规的制膜工艺操作,膜厚 3) The semi-insulating polysilicon film or silicon nitride film is deposited on the voltage tank, and the etched sheet with the voltage tank structure is placed in the chemical vapor deposition equipment, and the semi-insulating polysilicon film or silicon nitride film is deposited, according to the conventional Film making process operation, film thickness
4)电压槽玻璃钝化:将阴极面上电压槽已完成半绝缘多晶硅或氮化硅钝化膜区域再涂玻璃粉并进行钝化,形成玻璃钝化膜,钝化温度690-750℃,钝化时间30-60min;4) Glass passivation of the voltage tank: the semi-insulating polysilicon or silicon nitride passivation film area of the voltage tank on the cathode surface is coated with glass powder and then passivated to form a glass passivation film. The passivation temperature is 690-750°C. Passivation time 30-60min;
5)刻蚀去除不需要半绝缘多晶硅膜或氮化硅保护的大部分阴极面和阳极面区域的钝化膜:对电压槽进行玻璃钝化后,再涂覆光刻胶,按照阴极面的设计图案进行曝光显影,保留电压槽上的光刻胶;显影后用稀氢氟酸去除阴极面上残留的玻璃粉;再用混合酸腐蚀液刻蚀不需要的半绝缘多晶硅膜、或用等离子设备刻蚀去除氮化硅膜保护的大部分阴极面和阳极面整个区域的钝化膜,然后放置在硫酸中去除电压槽上的光刻胶。5) Etching and removing the passivation film on most of the cathode and anode areas that do not need semi-insulating polysilicon film or silicon nitride protection: after passivating the voltage tank, apply photoresist, according to the cathode surface Design the pattern for exposure and development, and keep the photoresist on the voltage slot; after development, use dilute hydrofluoric acid to remove the residual glass powder on the cathode surface; then use mixed acid etching solution to etch the unnecessary semi-insulating polysilicon film, or use plasma The equipment is etched to remove most of the cathode surface protected by the silicon nitride film and the passivation film on the entire area of the anode surface, and then placed in sulfuric acid to remove the photoresist on the voltage slot.
6)芯片与钼片的焊接:芯片与钼片焊接前,对芯片做测试,剔除不合格芯片。将芯片、铝箔、钼片重叠在一起在高真空烧结炉中在620-700℃、恒温10-20分钟下焊接,降温出炉。6) Welding of chip and molybdenum sheet: before welding the chip and molybdenum sheet, test the chip and reject unqualified chips. Stack chips, aluminum foil, and molybdenum sheets together and weld them in a high vacuum sintering furnace at 620-700°C and constant temperature for 10-20 minutes, then cool down and leave the furnace.
7)阴极面蒸铝:将焊接好的管芯放置在高真空镀膜或磁控溅射设备中,对阴极面进行蒸铝,铝层厚度不少于 7) Aluminum steaming on the cathode surface: place the welded tube core in a high-vacuum coating or magnetron sputtering equipment, and steam the cathode surface, and the thickness of the aluminum layer is not less than
8)阴极面铝层选择腐蚀:在阴极已有铝层的面上涂光刻胶、曝光显影去除电压槽上的光刻胶,然后用铝腐蚀液进行铝刻蚀,去除阴极面上的光刻胶保留阴极面上的铝层;8) Selective corrosion of the aluminum layer on the cathode surface: apply photoresist on the surface of the cathode with an existing aluminum layer, expose and develop to remove the photoresist on the voltage groove, and then perform aluminum etching with an aluminum corrosion solution to remove the photoresist on the cathode surface. The resist retains the aluminum layer on the cathode side;
9)铝层微合金:把阴极面铝层选择性腐蚀好的管芯放置在有氮气保护的合金炉中进行铝微合金,温度500-550℃,合金时间10-50min。9) Micro-alloying of the aluminum layer: Place the tube core that has been selectively corroded on the aluminum layer on the cathode surface in an alloy furnace protected by nitrogen gas for aluminum micro-alloying at a temperature of 500-550°C and an alloying time of 10-50 minutes.
进一步,还包括步骤10)管芯阳极面钼片单面多层金属化:将管芯阳极面钼片朝上放置在真空磁控溅射设备中或真空镀膜机中进行钛镍银多层金属化的溅射,厚度分别为钛镍/>银/>并在温度400-450℃、时间为20-60min的下进行微合金。因为银层不易氧化,起到抗氧化作用。Further, it also includes step 10) single-sided multilayer metallization of the molybdenum sheet on the anode side of the tube core: placing the molybdenum sheet on the anode side of the tube core upwards in a vacuum magnetron sputtering device or in a vacuum coating machine for titanium-nickel-silver multilayer metallization oxidized sputtering, thicknesses were Ti Nickel /> Silver /> And carry out microalloying at a temperature of 400-450° C. and a time of 20-60 minutes. Because the silver layer is not easy to oxidize, it acts as an anti-oxidant.
更进一步,还包括步骤11)电压槽进行涂覆第三保护层:对电压槽涂聚酰亚胺或涂硅橡胶进一步的钝化保护,防止碰撞造成损伤。Further, it also includes step 11) coating the voltage groove with a third protective layer: coating the voltage groove with polyimide or silicone rubber for further passivation protection to prevent damage caused by collision.
本发明的积极效果是:(1)采用先在硅单晶片上先形成二层结构并具有P型凸台二极管扩散片,然后制成可以承受反向耐压的芯片,在焊接前可以对芯片逐片测试(现有技术在焊接前,芯片不具备测试条件),先剔除掉不能承受反向耐压的芯片,对可以承受反向耐压的芯片再与钼片进行焊接,避免了钼片、化学试剂、人工的浪费,大大降低生产成本。(2)二极管芯片用腐蚀电压槽的工艺替代磨角工艺,在酸腐蚀机中一次芯片腐蚀数量达到100-300片(Φ30-60mm),比传统的逐片磨角工艺效率提高了几十倍,极大的提高了生产效率。(3)由于芯片和钼片通过焊接形成管芯,最终经过各项电参数测试少数不合格的管芯因未经过磨角、焊接后的腐蚀工序,钼片的几何尺寸未有改变,经过处理后完全可以再次利用,进一步降低了生产成本。(4)芯片电压槽由于采用了低压化学气相淀积(CVD)工艺对敏感的电压槽区域进行了第一次半绝缘多晶硅膜或氮化硅膜钝化和玻璃钝化膜的二次保护,有效的防止了多数离子杂质的污染、侵蚀,再采用聚酰亚胺和具有弹性的硅橡胶进行第三次保护,防止碰撞,显著降低了管芯在高温、动态下测试的漏电流,提高了在高温反偏下测试的稳定性和合格率。(5)二极管管芯阳极面的钼片采用了溅射或蒸发钛镍银多层金属保护,防止氧化,降低了热阻和电阻,减少了功耗。The positive effect of the present invention is: (1) adopt earlier to form two-layer structure and have P-type boss diode diffuser sheet on the silicon single chip, then make the chip that can bear reverse withstand voltage, before welding, chip can be Test piece by piece (in the prior art, the chip does not have the test conditions before welding), first remove the chip that cannot withstand the reverse withstand voltage, and then weld the chip that can withstand the reverse withstand voltage with the molybdenum sheet to avoid the molybdenum sheet , chemical reagents, artificial waste, greatly reducing production costs. (2) Diode chips use the process of corroding the voltage groove instead of the grinding process. In the acid etching machine, the number of chips etched at one time reaches 100-300 pieces (Φ30-60mm), which is dozens of times more efficient than the traditional piece-by-piece grinding process. , greatly improving production efficiency. (3) Since the chip and the molybdenum sheet are welded to form a tube core, a small number of unqualified tube cores after various electrical parameter tests have not undergone grinding and corrosion after welding, and the geometric dimensions of the molybdenum sheet have not changed. After that, it can be reused completely, which further reduces the production cost. (4) The chip voltage tank is protected by the first semi-insulating polysilicon film or silicon nitride film passivation and the second protection of the glass passivation film on the sensitive voltage tank area by using a low-pressure chemical vapor deposition (CVD) process. It effectively prevents the pollution and erosion of most ionic impurities, and then uses polyimide and elastic silicone rubber for the third protection to prevent collisions, significantly reducing the leakage current of the die under high temperature and dynamic testing, and improving the The stability and pass rate of the test under high temperature reverse bias. (5) The molybdenum sheet on the anode surface of the diode core is protected by sputtering or evaporating titanium-nickel-silver multi-layer metal to prevent oxidation, reduce thermal resistance and electrical resistance, and reduce power consumption.
以下将结合附图和实施例,对本发明进行较为详细的说明。The present invention will be described in detail below with reference to the accompanying drawings and embodiments.
附图说明Description of drawings
图1为本发明压接式管芯剖视构造示意图。FIG. 1 is a schematic diagram of a cross-sectional structure of a crimping die according to the present invention.
图中:1.阳极、2.N型基区、3.阴极、4.铝层、5.电压槽、6.半绝缘多晶硅膜、7.玻璃钝化膜、8.硅橡胶、9.P型凸台、10.激光盲孔、11.钼片、12.多金属化层、13.铝箔。In the figure: 1. Anode, 2. N-type base area, 3. Cathode, 4. Aluminum layer, 5. Voltage tank, 6. Semi-insulating polysilicon film, 7. Glass passivation film, 8. Silicone rubber, 9. P Type boss, 10. Laser blind hole, 11. Molybdenum sheet, 12. Multi-metallization layer, 13. Aluminum foil.
具体实施方式Detailed ways
实施例1.如图1所示,一种压接式二极管管芯制作方法,先制成具有P型凸台(9)、可承受反向耐压且表面未进行金属化的芯片,然后通过铝箔(13)与钼片(11)硬焊接;包括以下步骤:
1)制备二层结构二极管扩散片:根据电参数的要求,选择N型硅片的电阻率及片厚,双面扩N+扩散层;其中一面设置为阴极(3),阴极面预留电压槽区域;然后去除另一面N+,在其电压槽下方用激光打盲孔(10),然后扩P层阳极(1)和P型凸台(9);去除硼、磷硅玻璃;清洗待用。1) Prepare a two-layer structure diode diffusion sheet: According to the requirements of electrical parameters, select the resistivity and thickness of the N-type silicon wafer, and expand the N+ diffusion layer on both sides; one side is set as the cathode (3), and the cathode side is reserved for voltage slots area; then remove the N+ on the other side, drill a blind hole (10) with a laser below the voltage groove, and then expand the P layer anode (1) and P-type boss (9); remove boron and phosphosilicate glass; clean and set aside.
2)在阴极面涂光刻胶、按电压槽图案曝光、显影、腐蚀电压槽(5),腐蚀后冲洗去除光刻胶、烘干待用。具体是将二极管二层结构的扩散片进行涂光刻胶、曝光、显影出电压槽(5)所需腐蚀的区域,然后放置在混合酸腐蚀液中腐蚀,酸液温度为-10℃~12℃,时间5-20min,所述的混合酸腐蚀液,混合酸体积比为氢氟酸5份、冰乙酸4份、发烟硝酸2份、硝酸1份。2) Coating photoresist on the cathode surface, exposing according to the voltage groove pattern, developing, and corroding the voltage groove (5), rinsing and removing the photoresist after etching, and drying for later use. Specifically, the diffusion sheet with a two-layer structure of the diode is coated with photoresist, exposed, and developed to obtain the corroded area of the voltage groove (5), and then placed in a mixed acid etching solution for etching. The temperature of the acid solution is -10°C to 12°C. ℃, time 5-20min, the mixed acid etching solution, the mixed acid volume ratio is 5 parts of hydrofluoric acid, 4 parts of glacial acetic acid, 2 parts of fuming nitric acid, and 1 part of nitric acid.
3)电压槽淀积半绝缘多晶硅膜(6)或氮化硅膜,将腐蚀好的有电压槽结构的片子放在化学气相淀积设备中,淀积半绝缘多晶硅膜或氮化硅膜,按常规的制膜工艺操作,膜厚半绝缘多晶硅膜制作工艺参数:气体为硅烷、一氧化二氮、氯化氢;氯化氢清洁工艺参数:温度炉口575℃、炉中575℃、炉尾575℃,清洁时间40min,清洁压力200-300毫托,清洁流量100-200ml/min;SIPOS沉积工艺参数:温度炉口640-660℃、炉中640-660℃、炉尾640-660℃;SIPOS先通硅烷淀积40S后,再SIPOS沉积30-45min;SIPOS沉积压力:300毫托,气体流量:N2O为50-80ml/min,SiH4为260-320m l/min;MTO温度为炉口600-670℃、炉中600-670℃、炉尾600-670℃;时间20-30min;致密化炉口700-800℃、炉中700-800℃、炉尾700-800℃,时间20-30min。3) Deposit a semi-insulating polysilicon film (6) or a silicon nitride film on the voltage tank, place the corroded sheet with a voltage tank structure in a chemical vapor deposition device, and deposit a semi-insulating polysilicon film or a silicon nitride film, According to the conventional film making process, the film thickness Semi-insulating polysilicon film production process parameters: gas is silane, nitrous oxide, hydrogen chloride; hydrogen chloride cleaning process parameters: temperature furnace mouth 575 ℃, furnace 575 ℃, furnace tail 575 ℃, cleaning time 40min, cleaning pressure 200-300 mm Torr, cleaning flow rate 100-200ml/min; SIPOS deposition process parameters: temperature furnace mouth 640-660°C, furnace temperature 640-660°C, furnace tail 640-660°C; -45min; SIPOS deposition pressure: 300mTorr, gas flow: 50-80ml/min for N2O, 260-320ml/min for SiH4; MTO temperature is 600-670℃ at the furnace mouth, 600-670℃ in the furnace, 600-670°C; time 20-30min; densification furnace mouth 700-800°C, furnace 700-800°C, furnace tail 700-800°C, time 20-30min.
4)电压槽玻璃钝化:将阴极面上电压槽已完成半绝缘多晶硅或氮化硅钝化膜区域再涂玻璃粉并进行钝化,形成玻璃钝化膜(7),钝化温度690-750℃,钝化时间30-60min;4) Glass passivation of the voltage tank: the semi-insulating polysilicon or silicon nitride passivation film area of the voltage tank on the cathode surface is then coated with glass powder and passivated to form a glass passivation film (7). The passivation temperature is 690- 750℃, passivation time 30-60min;
5)刻蚀去除不需要半绝缘多晶硅膜或氮化硅保护的大部分阴极面和阳极面区域的钝化膜:对电压槽进行玻璃钝化后,再涂覆光刻胶,按照阴极面的设计图案进行曝光显影,保留电压槽上的光刻胶;显影后用稀氢氟酸去除阴极面上残留的玻璃粉;再用混合酸腐蚀液刻蚀不需要的半绝缘多晶硅膜、或用等离子设备刻蚀去除氮化硅膜保护的大部分阴极面和阳极面整个区域的钝化膜,然后放置在硫酸中去除电压槽上的光刻胶;所述的混合酸腐蚀液体积比为氢氟酸5份、冰乙酸4份、发烟硝酸2份、硝酸1份。5) Etching and removing the passivation film on most of the cathode and anode areas that do not need semi-insulating polysilicon film or silicon nitride protection: after passivating the voltage tank, apply photoresist, according to the cathode surface Design the pattern for exposure and development, and keep the photoresist on the voltage slot; after development, use dilute hydrofluoric acid to remove the residual glass powder on the cathode surface; then use mixed acid etching solution to etch the unnecessary semi-insulating polysilicon film, or use plasma The device etches to remove most of the passivation film on the cathode surface and the entire area of the anode surface protected by the silicon nitride film, and then places it in sulfuric acid to remove the photoresist on the voltage slot; the volume ratio of the mixed acid etching solution is
6)芯片与钼片的焊接:芯片与钼片焊接前,对芯片做测试,剔除不合格芯片。将芯片、铝箔、钼片重叠在一起在高真空烧结炉中在620-700℃、恒温10-20分钟下焊接,降温出炉。6) Welding of chip and molybdenum sheet: before welding the chip and molybdenum sheet, test the chip and reject unqualified chips. Stack chips, aluminum foil, and molybdenum sheets together and weld them in a high vacuum sintering furnace at 620-700°C and constant temperature for 10-20 minutes, then cool down and leave the furnace.
7)阴极面蒸铝:将焊接好的管芯放置在高真空镀膜或磁控溅射设备中,对阴极面进行蒸铝,铝层(4)厚度不少于 7) Aluminum steaming on the cathode surface: place the welded tube core in a high-vacuum coating or magnetron sputtering equipment, and steam aluminum on the cathode surface. The thickness of the aluminum layer (4) is not less than
8)阴极面铝层选择腐蚀:在阴极已有铝层的面上涂光刻胶、曝光显影去除电压槽上的光刻胶,然后用铝腐蚀液进行铝刻蚀,去除阴极面上的光刻胶保留阴极面上的铝层;所述的铝腐蚀液体积比,磷酸:冰乙酸:硝酸:水=76.58%:14.64%:3.94%:4.84%;温度60-70℃,腐蚀9-20min。8) Selective corrosion of the aluminum layer on the cathode surface: apply photoresist on the surface of the cathode with an existing aluminum layer, expose and develop to remove the photoresist on the voltage groove, and then perform aluminum etching with an aluminum corrosion solution to remove the photoresist on the cathode surface. The resist retains the aluminum layer on the cathode surface; the aluminum corrosion solution volume ratio, phosphoric acid: glacial acetic acid: nitric acid: water = 76.58%: 14.64%: 3.94%: 4.84%; temperature 60-70 ℃, corrosion 9-20min .
9)铝层微合金:把阴极面铝层选择性腐蚀好的管芯放置在有氮气保护的合金炉中进行铝微合金,温度500-550℃,合金时间10-50min。9) Micro-alloying of the aluminum layer: Place the tube core that has been selectively corroded on the aluminum layer on the cathode surface in an alloy furnace protected by nitrogen gas for aluminum micro-alloying at a temperature of 500-550°C and an alloying time of 10-50 minutes.
进一步,还包括步骤10)管芯阳极面钼片单面多层金属化:将管芯阳极面钼片朝上放置在真空磁控溅射设备中或真空镀膜机中进行钛镍银多层金属化的溅射,厚度分别为钛镍/>银/>并在温度400-450℃、时间为20-60min的下进行微合金,形成多金属化层(12)。Further, it also includes step 10) single-sided multilayer metallization of the molybdenum sheet on the anode side of the tube core: placing the molybdenum sheet on the anode side of the tube core upwards in a vacuum magnetron sputtering device or in a vacuum coating machine for titanium-nickel-silver multilayer metallization oxidized sputtering, thicknesses were Ti Nickel /> Silver /> And carry out microalloying at a temperature of 400-450° C. for 20-60 minutes to form a multi-metallization layer (12).
更进一步,还包括步骤11)电压槽进行涂覆第三保护层:对电压槽涂聚酰亚胺或涂硅橡胶(8)。Further, it also includes step 11) coating the voltage groove with a third protective layer: coating the voltage groove with polyimide or silicone rubber (8).
12)管芯测试入库。12) Die test storage.
本具体实施方案中具体的操作细节,是业内人士所知悉的工艺,不再赘述。但不影响实施方案的主体内容。The specific operation details in this specific embodiment are processes known to those in the industry and will not be repeated here. But it does not affect the main content of the implementation plan.
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110389795.XA CN113223959B (en) | 2021-04-12 | 2021-04-12 | Method for manufacturing compression joint type diode core |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110389795.XA CN113223959B (en) | 2021-04-12 | 2021-04-12 | Method for manufacturing compression joint type diode core |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113223959A CN113223959A (en) | 2021-08-06 |
| CN113223959B true CN113223959B (en) | 2023-03-31 |
Family
ID=77086990
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110389795.XA Active CN113223959B (en) | 2021-04-12 | 2021-04-12 | Method for manufacturing compression joint type diode core |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113223959B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0541514A (en) * | 1990-09-20 | 1993-02-19 | Toshiba Corp | Pressure-contact type semiconductor device |
| US6433370B1 (en) * | 2000-02-10 | 2002-08-13 | Vram Technologies, Llc | Method and apparatus for cylindrical semiconductor diodes |
| JP2004288680A (en) * | 2003-03-19 | 2004-10-14 | Mitsubishi Electric Corp | Pressure welding type semiconductor device |
| CN204011439U (en) * | 2014-06-30 | 2014-12-10 | 常州佳盟电子科技有限公司 | Point-contact diode |
| JP2016082105A (en) * | 2014-10-17 | 2016-05-16 | 株式会社東芝 | Semiconductor device |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100499172C (en) * | 2004-11-30 | 2009-06-10 | 安徽省祁门县黄山电器有限责任公司 | Rectifier diode, chip special for producing rectifier diode and producing method |
| JP5074093B2 (en) * | 2007-05-11 | 2012-11-14 | オンセミコンダクター・トレーディング・リミテッド | Semiconductor device and manufacturing method thereof |
| CN101752248A (en) * | 2009-12-18 | 2010-06-23 | 浙江四方电子有限公司 | Thyristor core manufacturing process |
| CN103730430B (en) * | 2013-12-16 | 2016-06-15 | 启东吉莱电子有限公司 | A kind of table top large power semiconductor device multilayer complex films passivating structure and preparation technology thereof |
| JP2015177142A (en) * | 2014-03-18 | 2015-10-05 | 株式会社日立製作所 | Semiconductor device and power conversion device using the same |
| CN110890416A (en) * | 2018-09-08 | 2020-03-17 | 安徽微半半导体科技有限公司 | A composite inner passivation layer double trench structure high-power rectifier device application chip |
| CN109638083B (en) * | 2018-12-29 | 2024-04-05 | 捷捷半导体有限公司 | Fast recovery diode and preparation method thereof |
| CN209150121U (en) * | 2018-12-29 | 2019-07-23 | 捷捷半导体有限公司 | A kind of fast recovery diode |
-
2021
- 2021-04-12 CN CN202110389795.XA patent/CN113223959B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0541514A (en) * | 1990-09-20 | 1993-02-19 | Toshiba Corp | Pressure-contact type semiconductor device |
| US6433370B1 (en) * | 2000-02-10 | 2002-08-13 | Vram Technologies, Llc | Method and apparatus for cylindrical semiconductor diodes |
| JP2004288680A (en) * | 2003-03-19 | 2004-10-14 | Mitsubishi Electric Corp | Pressure welding type semiconductor device |
| CN204011439U (en) * | 2014-06-30 | 2014-12-10 | 常州佳盟电子科技有限公司 | Point-contact diode |
| JP2016082105A (en) * | 2014-10-17 | 2016-05-16 | 株式会社東芝 | Semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113223959A (en) | 2021-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2171762B1 (en) | Method for producing a silicon solar cell with a back-etched emitter as well as a corresponding solar cell | |
| CN101540350B (en) | A preparation process of point-contact crystalline silicon solar cells on the back | |
| CN114447152B (en) | Heterojunction solar cell and method for preparing the same | |
| US20140209166A1 (en) | Method for producing monocrystalline n-silicon solar cells, as well as a solar cell produced according to such a method | |
| CN111668345A (en) | A kind of solar cell and preparation method thereof | |
| CN104011882A (en) | Method of manufacturing solar cell device | |
| CN115101619A (en) | A selective emitter based on a passivation contact structure of a tunnel oxide layer and its preparation method and application | |
| CN111276393A (en) | Manufacturing method of wafer-level packaging transient voltage suppression diode | |
| CN118538829A (en) | Laser-induced local polysilicon passivation battery and preparation method thereof | |
| CN111446331A (en) | A kind of de-winding plating method and preparation method of passivation contact solar cell | |
| CN113223960B (en) | Crimping type thyristor core and manufacturing method | |
| CN113223959B (en) | Method for manufacturing compression joint type diode core | |
| CN115799391A (en) | Preparation method of P-type IBC battery | |
| WO2012162901A1 (en) | Method for manufacturing back contact crystalline silicon solar cell sheet | |
| CN108133976A (en) | A kind of monocrystalline mixes gallium back of the body passivating solar battery and preparation method thereof | |
| CN117855344A (en) | Method for manufacturing solar cell | |
| CN104637793A (en) | Manufacturing method of terminal structure of silicon carbide device | |
| CN111370301B (en) | Production process of ultra-high power photoresist glass chip | |
| CN104716206B (en) | A kind of method of cell piece reworks conversion efficiency after raising coated with antireflection film | |
| CN109449212A (en) | A kind of naked envelope GPP rectifier diode chip and its manufacturing process | |
| CN106252449B (en) | Local doping front-surface field back contact battery and preparation method thereof and component, system | |
| CN118299469A (en) | Preparation method of N-type TOPCon battery and solar battery | |
| CN111599892A (en) | A processing technology for preparing battery slices by cutting silicon wafers with diamond wire | |
| CN110335919A (en) | A method for improving laser damage on the surface of laser phosphosilicate glass doped battery | |
| CN116913985A (en) | TOPCON battery with Ag paste electrode on front surface and preparation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |