CN111711457A - A method for improving demodulation bandwidth through multi-channel parallel segment demodulation - Google Patents
A method for improving demodulation bandwidth through multi-channel parallel segment demodulation Download PDFInfo
- Publication number
- CN111711457A CN111711457A CN202010466843.6A CN202010466843A CN111711457A CN 111711457 A CN111711457 A CN 111711457A CN 202010466843 A CN202010466843 A CN 202010466843A CN 111711457 A CN111711457 A CN 111711457A
- Authority
- CN
- China
- Prior art keywords
- demodulation
- signal
- frequency
- channel
- bandwidth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0007—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at radiofrequency or intermediate frequency stage
- H04B1/0014—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at radiofrequency or intermediate frequency stage using DSP [Digital Signal Processor] quadrature modulation and demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0028—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at baseband stage
- H04B1/0032—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at baseband stage with analogue quadrature frequency conversion to and from the baseband
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0028—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at baseband stage
- H04B1/0039—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at baseband stage using DSP [Digital Signal Processor] quadrature modulation and demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
Description
技术领域technical field
本发明属于无线通信技术领域,更为具体地讲,涉及一种通过多通道并行分段解调方式提高解调宽带的方法。The invention belongs to the technical field of wireless communication, and more particularly, relates to a method for improving demodulation bandwidth through multi-channel parallel segment demodulation mode.
背景技术Background technique
现代无线通信技术中已经发展出两种变频方案即超外差和零中频方案,本质上都是把射频信号变频为便于处理的中频信号,区别在于处理的中频信号频率不同。Two frequency conversion schemes have been developed in modern wireless communication technology, namely super-heterodyne and zero-IF schemes. In essence, they both convert RF signals into IF signals that are easy to process. The difference is that the frequencies of the IF signals processed are different.
一级混频的超外差结构如图1所示。超外差方案首先利用带通滤波器对输入的射频信号滤波,经过低噪声放大和镜像抑制滤波后,再利用本振信号与输入信号混频,将输入信号下变频为预先设定好的信号频率,经过滤波选择后,供后续模数转换进行采样。该方法一是具有较大的接收动态范围;二是具有很高的邻道选择性和接收灵敏度;三是与零中频方案相比,不需要复杂的直流消除电路;四是由于该方法一般会用到一级或多级中频混频以抑制镜像频率,所以硬件电路复杂且集成度不高;五是该方法会用到很多比较昂贵,体积较大的滤波器;六是会消耗较大的功率。总体来说,超外差接收机集成难度大、动态范围大,一般情况下广泛适用于频率高和信号弱的远距离通信。The superheterodyne structure of the first-order mixing is shown in Figure 1. The superheterodyne scheme first uses a band-pass filter to filter the input RF signal, and then uses the local oscillator signal to mix the input signal after low-noise amplification and image rejection filtering to down-convert the input signal to a preset signal. The frequency, after filtering and selection, is sampled for subsequent analog-to-digital conversion. First, this method has a large receiving dynamic range; second, it has high adjacent channel selectivity and receiving sensitivity; third, compared with the zero-IF scheme, it does not require a complex DC cancellation circuit; fourth, because this method generally One or more stages of intermediate frequency mixing are used to suppress the image frequency, so the hardware circuit is complex and the integration is not high; fifthly, this method will use a lot of relatively expensive and bulky filters; sixthly, it will consume a lot of money power. In general, superheterodyne receivers are difficult to integrate and have a large dynamic range. Generally, they are widely used in long-distance communications with high frequencies and weak signals.
零中频接收机结构如图2所示。零中频方案首先将输入的射频信号经过低噪声放大器和衰减器进行幅度调理,经过射频滤波器进行滤波,再将射频信号和与之频率相同的本振信号混频直接变频到零频信号,经过基带的滤波之后,供后续电路进行采样。零中频架构在典型的相位/幅度调制中,需要正交的I和Q两路信号,I路和Q路信号在相位上的变化代表着两个边带,两个边带分别含有不同信息,同时IQ信号的存在便于数字信号处理。The structure of the zero-IF receiver is shown in Figure 2. The zero-IF scheme firstly adjusts the amplitude of the input RF signal through a low-noise amplifier and an attenuator, filters it through a RF filter, and then directly converts the RF signal to a zero-frequency signal by mixing the RF signal with the local oscillator signal with the same frequency. After baseband filtering, it is sampled by subsequent circuits. In typical phase/amplitude modulation, the zero-IF architecture requires quadrature I and Q signals. The phase changes of the I and Q signals represent two sidebands, and the two sidebands contain different information. At the same time the presence of the IQ signal facilitates digital signal processing.
零中频方案优势在于一是采用相同采样率的模数转换器芯片时,带宽是超外差架构的两倍。二是架构简单、体积小,有利于集成化设计。随着近年来通信系统复杂度的提高和本项目高中频带宽、高集成度的设计需求,零中频方案可较好解决上述问题。The advantage of the zero-IF scheme is that firstly, when an analog-to-digital converter chip with the same sampling rate is used, the bandwidth is twice that of the superheterodyne architecture. Second, the structure is simple and the volume is small, which is conducive to integrated design. With the increase in the complexity of the communication system in recent years and the design requirements of the project's high-IF bandwidth and high integration, the zero-IF solution can better solve the above problems.
在图3所示的零中频RF接收基本框图中,设输入射频信号为x(t)=cos(2πfRFt),复本振信号为xL(t)=cos(2πfLt)-jsin(2πfLt),两通路上低通滤波器的截止频率为BW/2,模数转换器ADC的采样率为fs且fs≥BW。设ADC采样输出信号为x(n),则x(n)可以表示为:In the basic block diagram of zero-IF RF reception shown in Figure 3, set the input RF signal as x(t)=cos(2πf RF t), and the complex LO signal as x L (t)=cos(2πf L t)-jsin (2πf L t), the cut-off frequency of the low-pass filter on the two channels is BW/2, the sampling rate of the analog-to-digital converter ADC is f s and f s ≥ BW. Suppose the ADC sampling output signal is x(n), then x(n) can be expressed as:
x(n)=(cos(2πfIFn/fs)+sin(2πfIFn/fs))/2x(n)=(cos(2πf IF n/f s )+sin(2πf IF n/f s ))/2
其中,基带信号频率fIF=fRF-fL且|fIF|≤BW/2。由于fIF可正可负,因此只要改变本振信号频率fL,就可以实现将输入射频信号中fL±BW/2频率范围内信号直接正交下变频至基带,输出复信号x(n)。换言之,利用图3中所示结构,可实现将输入射频信号以fL为中心频率(或载波频率),频率范围为BW的信息(或调制信号)直接正交解调至基带,且基带频率范围为[-BW/2,BW/2],其中BW称之为图3所示结构的解调带宽。解调带宽越宽,意味着可一次性采集并分析的频率范围越宽,所获得的信息也越多,同时也可以极大提升对于某些瞬态信号的观测能力。Wherein, the baseband signal frequency f IF =f RF -f L and |f IF |≤BW/2. Since f IF can be positive or negative, as long as the frequency f L of the local oscillator signal is changed, the signal in the frequency range of f L ±BW/2 in the input RF signal can be directly quadrature down-converted to the baseband, and the complex signal x(n ). In other words, using the structure shown in FIG. 3 , the input radio frequency signal can be directly quadrature demodulated to the baseband with f L as the center frequency (or carrier frequency) and the information (or modulation signal) in the frequency range of BW, and the baseband frequency The range is [-BW/2, BW/2], where BW is called the demodulation bandwidth of the structure shown in FIG. 3 . The wider the demodulation bandwidth, the wider the frequency range that can be collected and analyzed at one time, the more information can be obtained, and the ability to observe certain transient signals can be greatly improved.
国内外一些主要的芯片制造产商都推出了工作于不同频率范围和具有不同解调带宽的正交解调芯片,大多数都具有图3所示的内部结构(不包含ADC)。然而实际应用中可能存在解调芯片无法同时满足频率范围和解调带宽需求的情况。Some major chip manufacturers at home and abroad have introduced quadrature demodulation chips that work in different frequency ranges and have different demodulation bandwidths, and most of them have the internal structure shown in Figure 3 (without ADC). However, in practical applications, there may be situations in which the demodulation chip cannot meet the requirements of frequency range and demodulation bandwidth at the same time.
发明内容SUMMARY OF THE INVENTION
本发明的目的在于克服现有技术的不足,提供一种通过多通道并行分段解调方式提高解调宽带的方法,基于零中频结构,通过多解调芯片并行分段解调的方式实现解调带宽扩展。The purpose of the present invention is to overcome the deficiencies of the prior art, and to provide a method for improving the demodulation bandwidth through a multi-channel parallel subsection demodulation method. Tuning bandwidth extension.
为实现上述发明目的,本发明一种通过多通道并行分段解调方式提高解调宽带的方法,其特征在于,包括以下步骤:In order to achieve the above-mentioned purpose of the invention, a method for improving demodulation bandwidth through multi-channel parallel segmented demodulation mode of the present invention is characterized in that, comprising the following steps:
(1)、设置正交解调时各路射频本振信号的频率fLk;(1), the frequency f Lk of each radio frequency local oscillator signal when setting quadrature demodulation;
设输入信号x(t)的中心频率范围为fL±BW/2,将整个解调范围fL±BW/2平均划分为M等分,即每个通路解调BW/M的带宽,那么输入至M路窄解调带宽的正交解调芯片的射频本振信号频率fLk满足:Suppose the center frequency range of the input signal x(t) is f L ±BW/2, and the entire demodulation range f L ±BW/2 is equally divided into M equal parts, that is, the bandwidth of the demodulation BW/M of each channel, then The RF local oscillator signal frequency f Lk input to the quadrature demodulation chip with narrow demodulation bandwidth of M channels satisfies:
fLk=fL+(2k+1-M)BW/2Mf Lk =f L +(2k+1-M)BW/2M
其中,k=0,1,2,…,M-1,M为偶数;BW为解调带宽;Among them, k=0,1,2,...,M-1, M is an even number; BW is the demodulation bandwidth;
(2)、设置低通滤波器的截止频率为BW/2M,ADC采样率为fs且fs≥BW;(2), set the cut-off frequency of the low-pass filter to BW/2M, the ADC sampling rate is f s and f s ≥ BW;
(3)、将输入信号x(t)输入至M路窄解调带宽的正交解调芯片,与M路射频本振信号xLk(t)=exp(j2πfLkt)进行正交解调,再将每一路解调后的信号通过低通滤波器的滤波处理,使每一路低通滤波器均输出频率范围为[-BW/2M,BW/2M]的模拟基带复信号xk(t);(3) Input the input signal x(t) to the quadrature demodulation chip with M channels of narrow demodulation bandwidth, and perform quadrature demodulation with M channels of RF local oscillator signal x Lk (t)=exp(j2πf Lk t) , and then pass the demodulated signal of each channel through the filtering process of the low-pass filter, so that each channel of low-pass filter outputs the analog baseband complex signal x k (t );
(4)、将每一路模拟基带复信号xk(t)通过ADC进行双通道采样,得到M路数字基带复信号xk(n);(4), carry out dual-channel sampling by ADC for each channel of analog baseband complex signal x k (t) to obtain M channels of digital baseband complex signal x k (n);
(5)、将每一路数字基带复信号xk(n)与对应的数字复本振yLk(n)=exp(jωLkn)进行数字复混频,然后将复混频输出信号的实部、虚部对应相加,得到采样率为fs,有效信号带宽为BW的数字复信号;(5) Perform digital complex mixing of each channel of digital baseband complex signal x k (n) and the corresponding digital replica oscillator y Lk (n)=exp(jω Lk n), and then combine the real output signal of the complex mixing frequency. The part and the imaginary part are added correspondingly to obtain a digital complex signal with a sampling rate of f s and an effective signal bandwidth of BW;
其中,数字复本振的频率ωLk满足:Among them, the frequency of the digital replica oscillator ω Lk satisfies:
本发明的发明目的是这样实现的:The purpose of the invention of the present invention is achieved in this way:
本发明一种通过多通道并行分段解调方式提高解调宽带的方法,基于零中频结构,先设置正交解调时各路射频本振信号的频率、低通滤波器的截止频率和ADC采样率,然后将输入信号进行多路正交解调,使每一路输出模拟基带复信号,通过ADC进行双通道采样后,得到多路数字基带复信号,最后对多路基带复信号进行合并,实现解调带宽的扩展。The present invention is a method for improving the demodulation bandwidth through multi-channel parallel subsection demodulation method. Based on the zero-IF structure, the frequency of each channel of radio frequency local oscillator signal, the cut-off frequency of the low-pass filter and the ADC during quadrature demodulation are set first. sampling rate, and then perform multi-channel quadrature demodulation on the input signal, so that each channel outputs an analog baseband complex signal. After dual-channel sampling by ADC, multiple digital baseband complex signals are obtained, and finally the multi-channel baseband complex signals are combined. Realize the expansion of demodulation bandwidth.
同时,本发明一种通过多通道并行分段解调方式提高解调宽带的方法还具有以下有益效果:At the same time, a method for improving the demodulation bandwidth through the multi-channel parallel segment demodulation mode of the present invention also has the following beneficial effects:
(1)、本发明采用多通道并行分段解调方式极大地降低了对正交解调芯片解调带宽的要求;(1), the present invention adopts the multi-channel parallel segmented demodulation mode to greatly reduce the requirement for the demodulation bandwidth of the quadrature demodulation chip;
(2)、本发明通过混频的方式扩展频率范围,从而解决了解调芯片工作频率范围无法满足要求;(2) The present invention expands the frequency range by means of frequency mixing, thereby solving the problem that the working frequency range of the demodulation chip cannot meet the requirements;
(3)、本发明通过多个具有相同解调带宽的解调芯片并行解调的方式来实现宽带扩展,从而解决了解调带宽无法满足要求。(3) The present invention realizes wideband expansion through parallel demodulation of multiple demodulation chips with the same demodulation bandwidth, thereby solving the problem that the demodulation bandwidth cannot meet the requirements.
附图说明Description of drawings
图1是一级混频的超外差结构原理图;Figure 1 is a schematic diagram of a superheterodyne structure of first-order mixing;
图2是零中频接收机结构原理图;Figure 2 is a schematic diagram of the structure of a zero-IF receiver;
图3是零中频RF接收基本框图;Figure 3 is a basic block diagram of zero-IF RF reception;
图4是本发明一种通过多通道并行分段解调方式提高解调宽带的原理框图图;Fig. 4 is a kind of principle block diagram of improving demodulation broadband by multi-channel parallel segmented demodulation mode of the present invention;
图5是两路并行解调电路仿真结构框图;Fig. 5 is a block diagram of the simulation structure of the two-way parallel demodulation circuit;
图6是通道0解调结果输出图;Fig. 6 is the output graph of
图7是通道1解调结果输出图;Fig. 7 is the output diagram of
图8是通道0数字复混频结果输出图;Figure 8 is the output diagram of
图9是通道1数字复混频结果输出图;Figure 9 is the output diagram of
图10是输入频率2.6kHz,本振频率2.2kHz时系统总解调输出图;Figure 10 is the total demodulation output diagram of the system when the input frequency is 2.6kHz and the local oscillator frequency is 2.2kHz;
图11是输入频率1.8kHz,本振频率2.2kHz时系统总解调输出图;Figure 11 is the total demodulation output diagram of the system when the input frequency is 1.8kHz and the local oscillator frequency is 2.2kHz;
图12是输入频率2.1kHz,本振频率2.2kHz时系统总解调输出图;Figure 12 is the total demodulation output diagram of the system when the input frequency is 2.1kHz and the local oscillator frequency is 2.2kHz;
图13是输入频率2.4kHz,本振频率2.2kHz时系统总解调输出图。Figure 13 is the total demodulation output diagram of the system when the input frequency is 2.4kHz and the local oscillator frequency is 2.2kHz.
具体实施方式Detailed ways
下面结合附图对本发明的具体实施方式进行描述,以便本领域的技术人员更好地理解本发明。需要特别提醒注意的是,在以下的描述中,当已知功能和设计的详细描述也许会淡化本发明的主要内容时,这些描述在这里将被忽略。The specific embodiments of the present invention are described below with reference to the accompanying drawings, so that those skilled in the art can better understand the present invention. It should be noted that, in the following description, when the detailed description of known functions and designs may dilute the main content of the present invention, these descriptions will be omitted here.
实施例Example
图4是本发明一种通过多通道并行分段解调方式提高解调宽带的原理框图图。FIG. 4 is a schematic block diagram of the present invention for improving the demodulation bandwidth through a multi-channel parallel segmented demodulation method.
在本实施例中,如图4所示,采用M(M为偶数)路窄解调带宽正交解调芯片并行解调的方式实现解调宽带扩展,具体包括以下步骤:In the present embodiment, as shown in FIG. 4 , the demodulation broadband extension is realized by the parallel demodulation of M (M is an even number) narrow demodulation bandwidth quadrature demodulation chip, which specifically includes the following steps:
S1、设置正交解调时各路射频本振信号的频率fLk;S1, the frequency f Lk of each radio frequency local oscillator signal when setting quadrature demodulation;
设输入信号x(t)的中心频率范围为fL±BW/2,将整个解调范围fL±BW/2平均划分为M等分,即每个通路解调BW/M的带宽,那么输入至M路窄解调带宽的正交解调芯片的射频本振信号频率fLk满足:Suppose the center frequency range of the input signal x(t) is f L ±BW/2, and the entire demodulation range f L ±BW/2 is equally divided into M equal parts, that is, the bandwidth of the demodulation BW/M of each channel, then The RF local oscillator signal frequency f Lk input to the quadrature demodulation chip with narrow demodulation bandwidth of M channels satisfies:
fLk=fL+(2k+1-M)BW/2Mf Lk =f L +(2k+1-M)BW/2M
其中,k=0,1,2,…,M-1,M为偶数;BW为解调带宽;Among them, k=0,1,2,...,M-1, M is an even number; BW is the demodulation bandwidth;
S2、设置低通滤波器的截止频率为BW/2M,ADC采样率为fs且fs≥BW;S2. Set the cut-off frequency of the low-pass filter to BW/2M, the ADC sampling rate is f s and f s ≥ BW;
在本实施例中,需要实现将fL±BW/2频率范围直接下变频至基带[-BW/2,BW/2],由于芯片解调带宽限制,可利用如图4的多路正交解调结构,将整个解调范围fL±BW/2平均划分为M等分,即每个通路解调BW/M的带宽,各路解调所对应的原始射频信号频率范围为fLk±BW/2M,这就需要恰当地设置图4中所示的各路射频本振信号频率fLk。根据上述要求,各路射频本振信号频率fLk与系统中心频率fL(即单路解调的射频本振频率)的关系可表示为:In this embodiment, the frequency range of f L ±BW/2 needs to be directly down-converted to the baseband [-BW/2, BW/2]. Due to the limitation of the demodulation bandwidth of the chip, the multi-channel quadrature as shown in Fig. 4 can be used. The demodulation structure is to divide the entire demodulation range f L ±BW/2 into M equal parts, that is, the bandwidth of the demodulation BW/M of each channel, and the frequency range of the original RF signal corresponding to the demodulation of each channel is f Lk ± BW/2M, it is necessary to properly set the frequency f Lk of each RF local oscillator signal shown in FIG. 4 . According to the above requirements, the relationship between the RF local oscillator signal frequency f Lk of each channel and the system center frequency f L (that is, the RF local oscillator frequency of single channel demodulation) can be expressed as:
fLk=fL+(2k+1-M)BW/2Mf Lk =f L +(2k+1-M)BW/2M
其中,k=0,1,2,...,M-1。Among them, k=0,1,2,...,M-1.
例如,当M=4时,由上式可知,各路本振信号频率可表示为fLk=fL+(2k-3)BW/8(k=0,1,2,3),而4路解调器对应的射频信号频率范围分别为[fL-BW/2,fL-BW/4]、[fL-BW/4,fL]、[fL,fL+BW/4]和[fL+BW/4,fL+BW/2],即总的频率范围为[fL-BW/2,fL+BW/2],正好是系统所要求的中心频率为fL,解调带宽为BW的解调频率范围。For example, when M=4, it can be seen from the above formula that the frequency of each local oscillator signal can be expressed as f Lk =f L +(2k-3)BW/8(k=0,1,2,3), and 4 The corresponding RF signal frequency ranges of the demodulator are [f L -BW/2,f L -BW/4], [f L -BW/4,f L ], [f L ,f L +BW/4 ] and [f L +BW/4,f L +BW/2], that is, the total frequency range is [f L -BW/2,f L +BW/2], which is exactly the center frequency required by the system is f L , the demodulation frequency range where the demodulation bandwidth is BW.
S3、将输入信号x(t)输入至M路窄解调带宽的正交解调芯片,与M路射频本振信号xLk(t)=exp(j2πfLkt)进行正交解调,再将每一路解调后的信号通过低通滤波器的滤波处理,使每一路低通滤波器均输出频率范围为[-BW/2M,BW/2M]的模拟基带复信号xk(t);S3. Input the input signal x(t) to M channels of narrow demodulation bandwidth quadrature demodulation chips, and perform quadrature demodulation with M channels of RF local oscillator signals x Lk (t)=exp(j2πf Lk t), and then The demodulated signal of each channel is filtered by a low-pass filter, so that each channel of low-pass filter outputs an analog baseband complex signal x k (t) with a frequency range of [-BW/2M, BW/2M];
S4、将每一路模拟基带复信号xk(t)通过ADC进行双通道采样,得到M路数字基带复信号xk(n);S4. Perform dual-channel sampling on each channel of analog baseband complex signal x k (t) through ADC to obtain M channels of digital baseband complex signal x k (n);
在本实施例中,如图4所示,各路解调通路分别将对应的原始射频信号中fLk±BW/2M频率范围完成正交解调后,均输出频率范围为[-BW/2M,BW/2M]的模拟基带复信号xk(t),再经过ADC采样后(每个通路为双通道采样,即两个ADC分别对复信号实部和虚部进行同步采样,采样率为fs且fs≥BW)得到数字基带复信号xk(n)。In this embodiment, as shown in FIG. 4 , after each demodulation channel completes the quadrature demodulation of the frequency range f Lk ±BW/2M in the corresponding original radio frequency signal, the average output frequency range is [-BW/2M ,BW/2M] analog baseband complex signal x k (t), and then sampled by the ADC (each channel is dual-channel sampling, that is, the two ADCs sample the real and imaginary parts of the complex signal synchronously, and the sampling rate is f s and f s ≥ BW) yields a digital baseband complex signal x k (n).
S5、数字基带复信号xk(n)的有效带宽为BW/M,而实际系统所需要的有效带宽为BW,因此需要在FPGA内部对M个有效带宽为BW/M的基带复信号进行合并以实现解调带宽的扩展,具体过程为:S5. The effective bandwidth of the digital baseband complex signal x k (n) is BW/M, and the effective bandwidth required by the actual system is BW, so it is necessary to combine M baseband complex signals with an effective bandwidth of BW/M inside the FPGA In order to realize the expansion of the demodulation bandwidth, the specific process is as follows:
将每一路数字基带复信号xk(n)与对应的数字复本振yLk(n)=exp(jωLkn)进行数字复混频,然后将复混频输出信号的实部、虚部对应相加,得到采样率为fs,有效信号带宽为BW的数字复信号;Perform digital complex mixing on each channel of digital baseband complex signal x k (n) and the corresponding digital replica oscillator y Lk (n)=exp(jω Lk n), and then combine the real part and imaginary part of the complex mixing output signal Correspondingly add up to obtain a digital complex signal with a sampling rate of f s and an effective signal bandwidth of BW;
其中,数字复本振的频率ωLk满足:Among them, the frequency of the digital replica oscillator ω Lk satisfies:
ωLk=2π(2k+1-M)BW/2Mfs ω Lk =2π(2k+1-M)BW/2Mf s
=π(2k+1-M)BW/Mfs =π(2k+1-M)BW/Mf s
复混频的目的是将xk(n)对应的频率范围[-BW/2M,BW/2M]恢复至采用宽解调带宽对直接输入信号进行解调(本振为fL,解调范围fL±BW/2)并以fs对解调输出基带信号采样得到频率范围,即[(2k+M)BW/2M,(2k+2-M)BW/2M],带宽为BW/M。将多个数字混频结果相加,即可以得到采样率为fs,有效信号带宽为BW的数字复信号。The purpose of complex mixing is to restore the frequency range [-BW/2M, BW/2M] corresponding to x k (n) to a wide demodulation bandwidth for demodulating the direct input signal (the local oscillator is f L , the demodulation range is f L ±BW/2) and sampling the demodulated output baseband signal with f s to obtain the frequency range, namely [(2k+M)BW/2M, (2k+2-M)BW/2M], the bandwidth is BW/M . By adding up multiple digital mixing results, a digital complex signal with a sampling rate of f s and an effective signal bandwidth of BW can be obtained.
基于以上分析可知,本发明采用多片窄解调带宽的正交解调芯片以并行解调的方式实现解调带宽的扩展,极大地降低了对正交解调芯片解调带宽的要求。Based on the above analysis, the present invention uses multiple orthogonal demodulation chips with narrow demodulation bandwidth to realize the expansion of demodulation bandwidth in parallel demodulation, which greatly reduces the requirement for the demodulation bandwidth of the orthogonal demodulation chip.
接下来以两通道(M=2)并行解调为例,并结合Simulink仿真来对本发明进行验证。Next, the present invention is verified by taking the parallel demodulation of two channels (M=2) as an example and combining with Simulink simulation.
如图5所示,采用两通道并行解调结构,即两路400Hz解调带宽正交解调实现800Hz正交解调带宽。设置系统本振为2200Hz,两个子通道的解调本振频率为(2200+200(2k-1))Hz(k=0,1),即通道0解调本振频率为2.0kHz,通道1解调本振为2.4kHz。两个通道解调输出有效带宽均为[-200Hz,200Hz]。由于本振信号的不同,两个正交解调通道所处理的输入信号频率范围也不相同,但带宽同为400Hz,即通道0处理频率范围为[1800,2200]Hz,二通道1处理频率范围为[2200,2600]Hz。系统总的处理频率范围为[1800,2600]Hz,正好是单路正交解调对应于本振2.2kHz,解调带宽800Hz所处理的频率范围。As shown in Figure 5, a two-channel parallel demodulation structure is adopted, that is, two-channel 400Hz demodulation bandwidth quadrature demodulation realizes 800Hz quadrature demodulation bandwidth. Set the system local oscillator to 2200Hz, the demodulation local oscillator frequency of the two sub-channels is (2200+200(2k-1))Hz(k=0, 1), that is, the demodulation local oscillator frequency of
两路基带信号中的四个子信号截止频率均为200Hz,后续ADC采样率理论上只需要满足奈奎斯特采样定理即可,如500Hz采样率。但由于最终所实现的解调带宽为800Hz,即最终两路合成得到的复信号其实部和虚部截止频率均为400Hz,如果ADC采用500Hz,则在FPGA中对两路数字基带信号进行合成之前,需要先对其进行两倍插值,否则无法得到800Hz解调结果。为简单起见,此处设置ADC采样率为1kHz。The cutoff frequencies of the four sub-signals in the two baseband signals are all 200Hz, and the subsequent ADC sampling rate theoretically only needs to satisfy the Nyquist sampling theorem, such as 500Hz sampling rate. However, since the final demodulation bandwidth is 800Hz, that is, the real and imaginary cut-off frequencies of the complex signals obtained by the final two-channel synthesis are both 400Hz. If the ADC adopts 500Hz, before the two channels of digital baseband signals are synthesized in the FPGA , it needs to be double-interpolated first, otherwise the 800Hz demodulation result cannot be obtained. For simplicity, the ADC sampling rate is set to 1kHz here.
采样完成之后,对通道0基带信号,实现以数字本振频率为2π(-200)/1000的复混频,将其频率范围由[-200,200]Hz搬移至[-400,0]Hz;对通道1基带信号,实现以数字本振频率为2π(200)/1000的复混频,将其频率范围由[-200,200]Hz搬移至[0,400]Hz。将两个数字复混频结果相加,即可以得到频率范围[-400,400]Hz的800Hz解调结果。After the sampling is completed, the baseband signal of
设置输入信号频率为2.6kHz,以本振2.2kHz,解调带宽800Hz进行正交解调,得到的信号频率应为400Hz。图6为通道0解调结果输出,由于2.6kHz在通道0解调范围外,故通道0无信号输出。图7为通道1解调结果输出,由于2.6kHz在通道1解调范围内,且通道1本振频率为2.4kHz,因此通道1解调输出复信号频率为200Hz。图8为通道0以数字本振频率2π(-200)/1000复混频后输出结果,其有效频率范围搬移至[-400,0]Hz。图9为通道1以数字本振频率2π(200)/1000复混频后输出结果,其有效频率范围搬移至[0,400]Hz,且输入频率2.6kHz对应频率为400Hz。图10为两路基带信号复混频后相加所得信号,即系统总正交解调输出,可以看到有效频率范围为[-400,400]Hz,且输入信号2.6kHz对应的解调输出频率为400Hz。Set the input signal frequency to 2.6kHz, perform quadrature demodulation with the local oscillator of 2.2kHz and the demodulation bandwidth of 800Hz, and the obtained signal frequency should be 400Hz. Figure 6 shows the output of
图11为输入信号频率为1.8kHz时系统解调输出频谱,输出频率为1.8kHz-2.2kHz=-400Hz。Figure 11 shows the system demodulation output spectrum when the input signal frequency is 1.8kHz, and the output frequency is 1.8kHz-2.2kHz=-400Hz.
图12为输入信号频率为2.1kHz时系统解调输出频谱,输出频率为2.1kHz-2.2kHz=-100Hz。Figure 12 shows the system demodulation output spectrum when the input signal frequency is 2.1kHz, and the output frequency is 2.1kHz-2.2kHz=-100Hz.
图13为输入信号频率为2.4kHz时系统解调输出频谱,输出频率为2.4kHz-2.2kHz=200Hz。Figure 13 shows the system demodulation output spectrum when the input signal frequency is 2.4kHz, and the output frequency is 2.4kHz-2.2kHz=200Hz.
综上,系统在不同输入频率信号下均能实现解调,且提高解调宽带。In summary, the system can achieve demodulation under different input frequency signals, and improve the demodulation bandwidth.
尽管上面对本发明说明性的具体实施方式进行了描述,以便于本技术领域的技术人员理解本发明,但应该清楚,本发明不限于具体实施方式的范围,对本技术领域的普通技术人员来讲,只要各种变化在所附的权利要求限定和确定的本发明的精神和范围内,这些变化是显而易见的,一切利用本发明构思的发明创造均在保护之列。Although illustrative specific embodiments of the present invention have been described above to facilitate understanding of the present invention by those skilled in the art, it should be clear that the present invention is not limited to the scope of the specific embodiments. For those skilled in the art, As long as various changes are within the spirit and scope of the present invention as defined and determined by the appended claims, these changes are obvious, and all inventions and creations utilizing the inventive concept are included in the protection list.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010466843.6A CN111711457A (en) | 2020-05-28 | 2020-05-28 | A method for improving demodulation bandwidth through multi-channel parallel segment demodulation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010466843.6A CN111711457A (en) | 2020-05-28 | 2020-05-28 | A method for improving demodulation bandwidth through multi-channel parallel segment demodulation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111711457A true CN111711457A (en) | 2020-09-25 |
Family
ID=72536954
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010466843.6A Pending CN111711457A (en) | 2020-05-28 | 2020-05-28 | A method for improving demodulation bandwidth through multi-channel parallel segment demodulation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111711457A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112702098A (en) * | 2020-12-28 | 2021-04-23 | 中国科学院大学 | Intermediate frequency digital beam forming method based on FPGA |
| CN113992487A (en) * | 2021-09-18 | 2022-01-28 | 电子科技大学 | Configurable analog demodulation method based on SOC |
| CN116087892A (en) * | 2023-04-10 | 2023-05-09 | 中山大学 | FMCW-SAR interference method, electronic equipment and storage medium |
| CN116668239A (en) * | 2023-07-03 | 2023-08-29 | 上海磐启微电子有限公司 | A Gateway System Based on Chirp Signal |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102694557A (en) * | 2012-06-12 | 2012-09-26 | 成都林海电子有限责任公司 | Multi-channel demodulation signal processing platform based on CPCI (compact programmable communication interface) |
| GB2543786A (en) * | 2015-10-27 | 2017-05-03 | Univ Dublin | Analog assisted multichannel digital post-correction for time-interleaved analog-to-digital converters |
| CN109660305A (en) * | 2018-11-16 | 2019-04-19 | 上海无线电设备研究所 | A kind of pair of multichannel receiver amplitude, phasing and compensation method |
| CN110880944A (en) * | 2018-08-21 | 2020-03-13 | 河南蓝信科技有限责任公司 | Multi-channel transponder message transmission device and method |
-
2020
- 2020-05-28 CN CN202010466843.6A patent/CN111711457A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102694557A (en) * | 2012-06-12 | 2012-09-26 | 成都林海电子有限责任公司 | Multi-channel demodulation signal processing platform based on CPCI (compact programmable communication interface) |
| GB2543786A (en) * | 2015-10-27 | 2017-05-03 | Univ Dublin | Analog assisted multichannel digital post-correction for time-interleaved analog-to-digital converters |
| CN110880944A (en) * | 2018-08-21 | 2020-03-13 | 河南蓝信科技有限责任公司 | Multi-channel transponder message transmission device and method |
| CN109660305A (en) * | 2018-11-16 | 2019-04-19 | 上海无线电设备研究所 | A kind of pair of multichannel receiver amplitude, phasing and compensation method |
Non-Patent Citations (3)
| Title |
|---|
| 刘艳茹: "并行ADC采样通道失配误差的一种实时估计及校正方法研究", 《中国优秀硕士学位论文全文数据库信息科技辑》 * |
| 邱渡裕 等: "基于并行结构的随机等效时间采样技术研究与实现", 《仪器仪表学报》 * |
| 黄欣 等: "基于FPGA的软件无线电宽带多通道数字接收技术", 《科学技术与工程》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112702098A (en) * | 2020-12-28 | 2021-04-23 | 中国科学院大学 | Intermediate frequency digital beam forming method based on FPGA |
| CN112702098B (en) * | 2020-12-28 | 2023-07-04 | 中国科学院大学 | Intermediate frequency digital wave beam forming method based on FPGA |
| CN113992487A (en) * | 2021-09-18 | 2022-01-28 | 电子科技大学 | Configurable analog demodulation method based on SOC |
| CN113992487B (en) * | 2021-09-18 | 2022-10-28 | 电子科技大学 | Configurable analog demodulation method based on SOC |
| CN116087892A (en) * | 2023-04-10 | 2023-05-09 | 中山大学 | FMCW-SAR interference method, electronic equipment and storage medium |
| CN116087892B (en) * | 2023-04-10 | 2023-06-16 | 中山大学 | FMCW-SAR interference method, electronic equipment and storage medium |
| CN116668239A (en) * | 2023-07-03 | 2023-08-29 | 上海磐启微电子有限公司 | A Gateway System Based on Chirp Signal |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Mirabbasi et al. | Classical and modern receiver architectures | |
| CN101378263B (en) | Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method | |
| CN101257465B (en) | Method for converting signal, quadrature demodulator as well as zero intermediate frequency receiver | |
| EP1336246B1 (en) | Direct conversion receiver | |
| CN111711457A (en) | A method for improving demodulation bandwidth through multi-channel parallel segment demodulation | |
| US7817979B2 (en) | Systems and methods for DC offset correction in a direct conversion RF receiver | |
| CN107453775A (en) | A kind of zero intermediate frequency reciver | |
| CN115833957B (en) | IQ imbalance correction method for zero intermediate frequency receiver | |
| JP4836041B2 (en) | Method and apparatus for sampling an RF signal | |
| CN104283574A (en) | software radio receiver circuit | |
| CN102571134A (en) | Radio frequency front-end integrated circuit structure with high-frequency selectivity | |
| US20040147238A1 (en) | Analog demodulator in a low-if receiver | |
| CN106452474A (en) | Zero-intermediate frequency receiver | |
| JP2005518757A (en) | 3G wireless receiver | |
| CN212392875U (en) | A direct conversion receiver device with DC offset correction | |
| CN201114162Y (en) | A Multicarrier Digital Receiver System Based on Digital IF Technology | |
| CN111683028A (en) | A digital equal-amplitude cw signal demodulation method | |
| CN104052509B (en) | Multi-mode receiver comprising a plurality of filters | |
| CN100446429C (en) | Wireless receiving device and frequency reduction method thereof | |
| Nezami | Performance assessment of baseband algorithms for direct conversion tactical software defined receivers: I/Q imbalance correction, image rejection, DC removal, and channelization | |
| Noor et al. | Direct conversion receiver for radio communication systems | |
| CN101998459B (en) | Method and device for measuring single-tone field strength | |
| US7336717B2 (en) | Receiver circuit, in particular for a mobile radio | |
| CN209627358U (en) | An AC-coupled direct-conversion receiver device | |
| CN101151810A (en) | Low intermediate frequency receiver and sampling method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200925 |
|
| RJ01 | Rejection of invention patent application after publication |