[go: up one dir, main page]

CN111613726A - Thin film metal resistor and method of making the same - Google Patents

Thin film metal resistor and method of making the same Download PDF

Info

Publication number
CN111613726A
CN111613726A CN202010599339.3A CN202010599339A CN111613726A CN 111613726 A CN111613726 A CN 111613726A CN 202010599339 A CN202010599339 A CN 202010599339A CN 111613726 A CN111613726 A CN 111613726A
Authority
CN
China
Prior art keywords
layer
metal
thin film
substrate
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010599339.3A
Other languages
Chinese (zh)
Inventor
周海洋
沈思杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN202010599339.3A priority Critical patent/CN111613726A/en
Publication of CN111613726A publication Critical patent/CN111613726A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers

Landscapes

  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明提供的一种薄膜金属电阻及其制造方法,其通过使薄膜金属电阻中的金属层具有凸起,该凸起增大了金属层中与所述连接孔对应的部分的厚度。在刻蚀形成连接孔时,可使连接孔伸入凸起中,而并不会进一步刻穿金属层,避免了设置在连接孔内的连接电极与金属层连接不良的问题,有效改善薄膜金属电阻的性能。

Figure 202010599339

The present invention provides a thin film metal resistor and a manufacturing method thereof. The metal layer in the thin film metal resistor has protrusions, and the protrusions increase the thickness of the portion of the metal layer corresponding to the connection holes. When the connection holes are formed by etching, the connection holes can be extended into the protrusions without further engraving through the metal layer, which avoids the problem of poor connection between the connection electrodes arranged in the connection holes and the metal layer, and effectively improves the thin film metal layer. resistor performance.

Figure 202010599339

Description

薄膜金属电阻及其制造方法Thin film metal resistor and method of making the same

技术领域technical field

本发明涉及半导体技术领域,特别涉及一种薄膜金属电阻及其制造方法。The invention relates to the technical field of semiconductors, in particular to a thin film metal resistor and a manufacturing method thereof.

背景技术Background technique

随着人们生活水平的提高,电子产品的应用越来越广泛,而电子产品中通常会用到各种半导体产品,而薄膜金属电阻常常会被用在各种各样的半导体产品中。With the improvement of people's living standards, the application of electronic products is more and more extensive, and various semiconductor products are usually used in electronic products, and thin film metal resistors are often used in various semiconductor products.

通常在生产薄膜金属电阻时,会在衬底上依次形成金属层和介质层,然后通过刻蚀方式形成贯穿介质层并伸入金属层用以填充连接电极的通孔,最后在通孔内形成连接电极。而在刻蚀形成通孔过程中通常会发生刻穿金属层的现象。因此,在通孔内形成连接电极后,该连接电极与衬底接触,导致连接电极于金属层连接性能不佳,而影响薄膜金属电阻整体性能。Usually, in the production of thin-film metal resistors, a metal layer and a dielectric layer are sequentially formed on the substrate, and then a through hole that penetrates the dielectric layer and extends into the metal layer to fill the connection electrode is formed by etching, and finally formed in the through hole. Connect the electrodes. In the process of etching to form the via hole, the phenomenon of etching through the metal layer usually occurs. Therefore, after the connection electrode is formed in the through hole, the connection electrode is in contact with the substrate, resulting in poor connection performance between the connection electrode and the metal layer, which affects the overall performance of the thin film metal resistor.

发明内容SUMMARY OF THE INVENTION

本发明的目的在于提供一种薄膜金属电极及其制造方法,以解决现有薄膜金属电阻性能不佳的问题。The purpose of the present invention is to provide a thin-film metal electrode and a manufacturing method thereof, so as to solve the problem of poor performance of the existing thin-film metal resistance.

为解决上述技术问题,本发明提供一种薄膜金属电阻,包括衬底、依次设置在所述衬底上的金属层和介质层,所述金属层具有凸起,以及所述薄膜金属电阻还具有与所述凸起的位置对应的连接孔,所述连接孔贯穿所述介质层并伸入至所述凸起,以及所述连接孔内设有连接电极,所述连接电极用于与所述金属层连接。In order to solve the above technical problems, the present invention provides a thin film metal resistor, comprising a substrate, a metal layer and a dielectric layer sequentially arranged on the substrate, the metal layer has protrusions, and the thin film metal resistor also has A connection hole corresponding to the position of the protrusion, the connection hole penetrates the dielectric layer and extends into the protrusion, and a connection electrode is arranged in the connection hole, and the connection electrode is used for connecting with the protrusion. Metal layer connection.

可选的,所述金属层具有第一部分和第二部分,所述第二部分相对于所述第一部分以远离所述衬底的方向凸出,以构成所述凸起。Optionally, the metal layer has a first portion and a second portion, and the second portion protrudes in a direction away from the substrate relative to the first portion to form the protrusion.

可选的,所述金属层包括金属垫层和金属薄膜层,所述金属垫层形成在所述衬底上,以及所述金属薄膜层覆盖所述衬底的顶表面上,并且还覆盖所述金属垫层的顶表面和侧壁,其中所述金属薄膜层中覆盖衬底顶表面的部分构成所述第一部分,所述金属薄膜层中覆盖所述金属垫层的部分和所述金属垫层构成所述第二部分。Optionally, the metal layer includes a metal pad layer and a metal thin film layer, the metal pad layer is formed on the substrate, and the metal thin film layer covers the top surface of the substrate and also covers all The top surface and sidewalls of the metal pad layer, wherein the part of the metal thin film layer covering the top surface of the substrate constitutes the first part, and the part of the metal thin film layer covering the metal pad layer and the metal pad A layer constitutes the second portion.

可选的,所述金属层具有第一部分和第二部分,所述第二部分相对于所述第一部分以朝向所述衬底的方向凸出,以构成所述凸起。Optionally, the metal layer has a first portion and a second portion, and the second portion protrudes in a direction toward the substrate relative to the first portion to form the protrusion.

可选的,所述金属层包括金属垫层和金属薄膜层,所述金属垫层形成在所述衬底上,以及在所述金属垫层的外围还形成有支撑层,所述支撑层覆盖所述金属垫层的侧壁,所述金属薄膜层覆盖所述金属垫层和所述支撑层的顶表面。Optionally, the metal layer includes a metal pad layer and a metal thin film layer, the metal pad layer is formed on the substrate, and a support layer is further formed on the periphery of the metal pad layer, and the support layer covers The sidewall of the metal cushion layer, and the metal thin film layer covers the top surface of the metal cushion layer and the support layer.

可选的,所述第一部分为面状结构。Optionally, the first part is a planar structure.

可选的,所述第一部分的厚度为

Figure BDA0002558071430000021
所述第二部分的厚度为
Figure BDA0002558071430000022
Optionally, the thickness of the first part is
Figure BDA0002558071430000021
The thickness of the second part is
Figure BDA0002558071430000022

可选的,所述连接孔向所述金属层伸入的距离为

Figure BDA0002558071430000023
Optionally, the distance that the connection hole extends into the metal layer is
Figure BDA0002558071430000023

可选的,所述第一部分和所述第二部分的材质为钛、钽、氮化钛及氮化钛中的一种或几种混合。Optionally, the material of the first part and the second part is one or a mixture of titanium, tantalum, titanium nitride and titanium nitride.

为解决上述问题,本发明还提供一种薄膜金属电阻的制造方法,包括:In order to solve the above problems, the present invention also provides a method for manufacturing a thin film metal resistor, comprising:

提供衬底;provide a substrate;

在所述衬底上形成金属层,所述金属层具有凸起;forming a metal layer on the substrate, the metal layer having protrusions;

在所述金属层上形成介质层;forming a dielectric layer on the metal layer;

依次刻蚀所述介质层和所述金属层,以形成与所述凸起位置对应的连接孔,所述连接孔贯穿所述介质层并伸入所述凸起;etching the dielectric layer and the metal layer in sequence to form connection holes corresponding to the positions of the protrusions, the connection holes penetrating the dielectric layer and extending into the protrusions;

填充导电材料在所述连接孔中,以形成连接电极。A conductive material is filled in the connection holes to form connection electrodes.

可选的,形成所述金属层的方法包括:Optionally, the method for forming the metal layer includes:

在所述衬底上形成第一金属层;forming a first metal layer on the substrate;

在所述第一金属层上形成第一掩模层;forming a first mask layer on the first metal layer;

以所述第一掩模层掩模,刻蚀所述第一金属层以形成金属垫层;Using the first mask layer mask, etching the first metal layer to form a metal pad layer;

去除所述第一掩模层;removing the first mask layer;

形成金属薄膜层,所述金属薄膜层覆盖所述衬底的顶表面,并且还覆盖所述金属垫层的顶表面和侧壁,所述金属薄膜层中覆盖所述金属垫层的部分和所述金属垫层构成所述凸起。A metal thin film layer is formed, the metal thin film layer covers the top surface of the substrate, and also covers the top surface and sidewalls of the metal pad layer, and the part of the metal thin film layer covering the metal pad layer and all The metal cushion layer constitutes the protrusion.

可选的,形成所述金属层的方法包括:Optionally, the method for forming the metal layer includes:

在所述衬底上形成所述金属材料层;forming the metal material layer on the substrate;

在所述金属材料层上形成第三掩模层,所述第三掩模层中形成有开口;forming a third mask layer on the metal material layer, an opening is formed in the third mask layer;

以所述第三掩模层掩模,部分去除所述金属材料层中对应于所述开口中的部分,以形成所述金属层,并利用所述金属材料层中非对应所述开口的部分构成所述金属层的所述凸起;Using the third mask layer as a mask to partially remove the portion of the metal material layer corresponding to the opening to form the metal layer, and use the portion of the metal material layer that does not correspond to the opening the protrusions constituting the metal layer;

去除所述第第三掩模层。The third mask layer is removed.

可选的,形成所述金属层的方法包括:Optionally, the method for forming the metal layer includes:

在所述衬底上形成支撑层和金属垫层,所述支撑层位于所述金属垫层的外围并覆盖所述金属垫层的侧壁;forming a support layer and a metal cushion layer on the substrate, the support layer is located at the periphery of the metal cushion layer and covers the sidewall of the metal cushion layer;

在所述支撑层和所述金属垫层上形成金属薄膜层。A metal thin film layer is formed on the support layer and the metal pad layer.

可选的,在所述衬底上形成金属层的同时通入氧气,以增大所述金属层的电阻值。Optionally, oxygen gas is supplied while forming the metal layer on the substrate, so as to increase the resistance value of the metal layer.

本发明的一种薄膜金属电阻及其制造方法,其通过使薄膜金属电阻中的金属层具有凸起,该凸起增大了金属层中与所述连接孔对应的部分的厚度。在刻蚀形成连接孔时,可使连接孔伸入凸起中,而并不会进一步刻穿金属层,避免了设置在连接孔内的连接电极与金属层连接不良的问题,有效改善薄膜金属电阻的性能。The present invention provides a thin film metal resistor and a manufacturing method thereof. The metal layer in the thin film metal resistor has protrusions, and the protrusions increase the thickness of the portion of the metal layer corresponding to the connection holes. When the connection holes are formed by etching, the connection holes can be extended into the protrusions without further engraving through the metal layer, which avoids the problem of poor connection between the connection electrodes disposed in the connection holes and the metal layer, and effectively improves the thin film metal layer. resistor performance.

附图说明Description of drawings

图1是本发明实施例一的薄膜金属电阻的结构示意图;1 is a schematic structural diagram of a thin film metal resistor according to Embodiment 1 of the present invention;

图2是本发明实施例二的薄膜金属电阻的结构示意图;2 is a schematic structural diagram of a thin film metal resistor according to Embodiment 2 of the present invention;

图3是本发明实施例三的薄膜金属电阻的结构示意图;3 is a schematic structural diagram of a thin film metal resistor according to Embodiment 3 of the present invention;

图4是本发明实施例四的薄膜金属电阻的结构示意图;4 is a schematic structural diagram of a thin film metal resistor according to Embodiment 4 of the present invention;

图5是本发明实施例一的薄膜金属电阻的制造方法的流程图;5 is a flowchart of a method for manufacturing a thin film metal resistor according to Embodiment 1 of the present invention;

图6a~图6f是本发明实施例一的薄膜金属电阻的制造方法的过程示意图;6a-6f are schematic process diagrams of the manufacturing method of the thin film metal resistor according to the first embodiment of the present invention;

图7a~图7b是本发明实施例二的薄膜金属电阻的制造方法的部分过程示意图;7a-7b are partial process schematic diagrams of the manufacturing method of the thin film metal resistor according to the second embodiment of the present invention;

图8a~图8b是本发明实施例四的薄膜金属电阻的制造方法的部分过程示意图;8a-8b are partial process schematic diagrams of the manufacturing method of the thin film metal resistor according to the fourth embodiment of the present invention;

其中,附图标记如下:Among them, the reference numerals are as follows:

1-衬底;1-substrate;

2-金属层;2- metal layer;

21A,21B,21C,21D-第一部分; 22A,22B,22C,22D-第二部分;21A, 21B, 21C, 21D - first part; 22A, 22B, 22C, 22D - second part;

23A,23B-金属垫层; 24A,24B-金属薄膜层;23A, 23B-metal cushion layer; 24A, 24B-metal thin film layer;

3-介质层;3-dielectric layer;

4-连接孔;4-connection hole;

5-连接电极;5- Connect the electrodes;

6-支撑层;6- support layer;

101-第一掩模层; 102-第二掩模层;101-first mask layer; 102-second mask layer;

103-第三掩模层;103 - the third mask layer;

200-金属材料层; 230-第一金属层200-metal material layer; 230-first metal layer

A-开口。A-opening.

具体实施方式Detailed ways

以下结合附图和具体实施例对本发明提出的一种薄膜金属电阻和薄膜金属电阻的制造方法作进一步详细说明。根据下面说明,本发明的优点和特征将更清楚。需说明的是,附图均采用非常简化的形式且均使用非精准的比例,仅用以方便、明晰地辅助说明本发明实施例的目的。此外,附图所展示的结构往往是实际结构的一部分。特别的,各附图需要展示的侧重点不同,有时会采用不同的比例。A thin film metal resistor and a method for manufacturing the thin film metal resistor proposed by the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. The advantages and features of the present invention will become more apparent from the following description. It should be noted that, the accompanying drawings are all in a very simplified form and in inaccurate scales, and are only used to facilitate and clearly assist the purpose of explaining the embodiments of the present invention. Furthermore, the structures shown in the drawings are often part of the actual structure. In particular, each drawing needs to show different emphases, and sometimes different scales are used.

实施例一Example 1

图1是本发明实施例一中的薄膜金属电阻的结构示意图;如图1所示,本实施例的一种薄膜金属电阻包括衬底1、依次设置在衬底上的金属层2A和介质层3。FIG. 1 is a schematic structural diagram of a thin film metal resistor in Embodiment 1 of the present invention; as shown in FIG. 1 , a thin film metal resistor of this embodiment includes a substrate 1, a metal layer 2A and a dielectric layer sequentially arranged on the substrate 3.

其中,所述衬底1可以为可以包括半导体化合物、绝缘材料、导体材料或者它们的任意组合,可以为单层结构,也可以包括多层结构。因此,衬底可以是诸如Si、SiGe、SiGeC、SiC、GaAs、InAs、InP和其它的III/V或II/VI化合物半导体的半导体材料。也可以包括诸如,例如Si/SiGe、Si/SiC、绝缘体上硅(SOI)或绝缘体上硅锗的层状衬底。Wherein, the substrate 1 may include semiconductor compounds, insulating materials, conductor materials or any combination thereof, may be a single-layer structure, or may include a multi-layer structure. Thus, the substrate may be a semiconductor material such as Si, SiGe, SiGeC, SiC, GaAs, InAs, InP and other III/V or II/VI compound semiconductors. Layered substrates such as, for example, Si/SiGe, Si/SiC, silicon on insulator (SOI), or silicon germanium on insulator may also be included.

继续参考图1所示,本实施例中,所述金属层2A具有凸起,以及所述薄膜金属电阻还具有与所述凸起的位置对应的连接孔4,该连接孔4贯穿介质层3并伸入凸起中。本实施例的薄膜金属电阻中金属层2A具有凸起,该凸起增大了金属层2A中与所述连接孔4对应的部分的厚度。因此,在刻蚀形成连接孔4时,可使连接孔4伸入凸起中,而并不会进一步刻穿金属层2A,避免了设置在连接孔4内的连接电极5与金属层2A连接不良的问题,有效改善薄膜金属电阻的性能。Continuing to refer to FIG. 1 , in this embodiment, the metal layer 2A has protrusions, and the thin film metal resistor also has a connection hole 4 corresponding to the position of the protrusion, and the connection hole 4 penetrates through the dielectric layer 3 and into the bulge. In the thin film metal resistor of the present embodiment, the metal layer 2A has protrusions, and the protrusions increase the thickness of the portion of the metal layer 2A corresponding to the connection holes 4 . Therefore, when the connection holes 4 are formed by etching, the connection holes 4 can be extended into the protrusions without further etching through the metal layer 2A, thereby avoiding the connection between the connection electrodes 5 disposed in the connection holes 4 and the metal layer 2A. It can effectively improve the performance of thin film metal resistors.

具体的实施例中,可以认为,所述金属层2A具有第一部分21A和第二部分22A,并且所述第二部分22A相对于所述第一部分21A以远离所述衬底的方向凸出以构成所述凸起。In a specific embodiment, it can be considered that the metal layer 2A has a first portion 21A and a second portion 22A, and the second portion 22A protrudes in a direction away from the substrate relative to the first portion 21A to form the bulge.

在本实施例中,凸起为2个,相应的连接孔4及位于连接孔4内的连接电极也为2个。其中,两个连接电极5其中之一为阳极,其中之一为阴极,通过连接电极5将薄膜金属电阻与半导体中的金属连接线连通。在其他实施例中,凸起也可以为4个,该4个连接电极两两为一组,一组用于测量薄膜金属电阻的电压,另一组用于测量薄膜金属电阻的电流。当然,在其他实施例中,连接孔4和连接电极5及凸起的个数还可以为其他数量,在此不做具体限定。In this embodiment, there are two protrusions, and there are also two corresponding connection holes 4 and connection electrodes located in the connection holes 4 . Among them, one of the two connecting electrodes 5 is an anode, and one of them is a cathode, and the thin film metal resistor is communicated with the metal connecting line in the semiconductor through the connecting electrode 5 . In other embodiments, the number of protrusions may also be four, and the four connecting electrodes are grouped in pairs, one group is used to measure the voltage of the thin film metal resistance, and the other group is used to measure the current of the thin film metal resistance. Of course, in other embodiments, the number of the connection holes 4 , the connection electrodes 5 and the protrusions may also be other numbers, which are not specifically limited here.

本实施例中的介质层3可以包括有机或无机的电介质,也可以将使成孔剂(porogen)与电介质母体组合在一起形成沉淀之后形成介质层3,然后通过热处理而去除成孔剂以形成连接孔4。介质层3也可以使用比如SiO2的氧化物、氮化硅或包含Si、C、O和H原子的掺杂氧化物等材质,在沉淀形成介质层3后通过刻蚀的工艺形成连接孔4。The dielectric layer 3 in this embodiment may include an organic or inorganic dielectric, or the dielectric layer 3 may be formed by combining a porogen and a dielectric precursor to form a precipitation, and then removing the porogen by heat treatment to form a dielectric layer 3 . connection hole 4. The dielectric layer 3 can also be made of materials such as SiO2 oxide, silicon nitride, or doped oxide containing Si, C, O, and H atoms. After the dielectric layer 3 is formed by precipitation, the connection holes 4 are formed by an etching process.

进一步的,在连接孔4内设有连接电极5,该连接电极5用于与金属层2A连接。该连接电极5的材质可以选择铝、铜、钨等金属及其合金等具有导电性的金属导体及其化和物中的一种或几种组合。Further, a connection electrode 5 is provided in the connection hole 4, and the connection electrode 5 is used to connect with the metal layer 2A. The material of the connection electrode 5 can be selected from metals such as aluminum, copper, and tungsten, and metal conductors with electrical conductivity such as alloys and their alloys, or one or several combinations thereof.

继续参图1,本实施例中,所述金属层2A包括金属垫层23A和金属薄膜层24A,该金属垫层23A形成在衬底1上,以及金属薄膜层24A覆盖衬底1的顶表面上,并且还覆盖金属垫层23A的顶表面和侧壁。其中,所述金属薄膜层24A中覆盖衬底1顶表面的部分构成第一部分21A,所述金属薄膜层24A中覆盖金属垫层23A的部分和金属垫层23A构成第二部分22A。即,本实施例中,用于构成所述第二部分22A的凸起,是利用金属垫层23和部分金属薄膜层24构成,以使所述第二部分22A相对第一部分21A远离衬底1的方向凸出。1 , in this embodiment, the metal layer 2A includes a metal pad layer 23A and a metal thin film layer 24A, the metal pad layer 23A is formed on the substrate 1 , and the metal thin film layer 24A covers the top surface of the substrate 1 , and also covers the top surface and sidewalls of the metal pad layer 23A. The part of the metal thin film layer 24A covering the top surface of the substrate 1 constitutes the first part 21A, and the part of the metal thin film layer 24A covering the metal pad layer 23A and the metal pad layer 23A constitute the second part 22A. That is, in this embodiment, the protrusions for forming the second portion 22A are formed by the metal pad layer 23 and part of the metal thin film layer 24, so that the second portion 22A is farther from the substrate 1 than the first portion 21A direction protruding.

此外,在本实施例中,该金属垫层23A的厚度可以为

Figure BDA0002558071430000061
该金属薄膜层24A的厚度可以为
Figure BDA0002558071430000062
连接孔4伸入金属层2A的距离例如为
Figure BDA0002558071430000063
在上述厚度及连接孔4伸入金属层2A的距离范围内连接电极5与金属层2A正常连接且连接孔4不贯穿金属层2A。在其他实施例中,第一部分21A及第二部分22A的厚度及连接孔4伸入金属层2A的距离也可以为其他值,不做具体限定。In addition, in this embodiment, the thickness of the metal pad layer 23A may be
Figure BDA0002558071430000061
The thickness of the metal thin film layer 24A can be
Figure BDA0002558071430000062
The distance that the connection hole 4 extends into the metal layer 2A is, for example,
Figure BDA0002558071430000063
Within the range of the above thickness and the distance that the connection hole 4 extends into the metal layer 2A, the connection electrode 5 is normally connected to the metal layer 2A and the connection hole 4 does not penetrate the metal layer 2A. In other embodiments, the thicknesses of the first portion 21A and the second portion 22A and the distance that the connection hole 4 extends into the metal layer 2A may also be other values, which are not specifically limited.

进一步的,所述金属垫层23A和金属薄膜层24A可以采用不同的材料形成,例如,所述金属垫层23A和所述金属薄膜层24A的材料均可以包括钛、钽、氮化钛及氮化钛中的一种或几种混合。当金属垫层23A和金属薄膜层24A的材质不同时,可通过不同材质的组合以提升金属层2A的性能。金属层2A包括金属垫层23A和金属薄膜层24A时,其连通效果佳且制造精度高,形成的薄膜金属电阻性能佳。Further, the metal pad layer 23A and the metal thin film layer 24A may be formed of different materials. For example, the materials of the metal pad layer 23A and the metal thin film layer 24A may include titanium, tantalum, titanium nitride and nitrogen. One or several mixtures of titanium compounds. When the materials of the metal pad layer 23A and the metal thin film layer 24A are different, the performance of the metal layer 2A can be improved by a combination of different materials. When the metal layer 2A includes the metal cushion layer 23A and the metal thin film layer 24A, the connection effect is good and the manufacturing precision is high, and the formed thin film metal resistance has good performance.

在其他实施例中,该金属垫层23A和金属薄膜层24A的材质相同,比如金属垫层23A和金属薄膜层24A的材质均可为为钛、钽、氮化钛及氮化钛中的一种或几种混合。In other embodiments, the materials of the metal pad layer 23A and the metal thin film layer 24A are the same, for example, the materials of the metal pad layer 23A and the metal thin film layer 24A can be one of titanium, tantalum, titanium nitride and titanium nitride species or a mixture of several.

以及,在制造该薄膜金属电阻的过程中,可在衬底1上先形成金属垫层23A,再在金属垫层23A上沉积出金属薄膜层24A。And, in the process of manufacturing the thin film metal resistor, a metal pad layer 23A can be formed on the substrate 1 first, and then a metal thin film layer 24A can be deposited on the metal pad layer 23A.

图5是本发明实施例一的薄膜金属电阻的制造方法的流程图;图6a~6f是本发明实施例一中的薄膜金属电阻的制造方法的过程示意图;具体的,可参考图5~图6f,本实施例的薄膜金属电阻的制备方法可包括如下步骤。5 is a flowchart of a method for manufacturing a thin-film metal resistor according to Embodiment 1 of the present invention; FIGS. 6a to 6f are schematic diagrams of a process for manufacturing a thin-film metal resistor in Embodiment 1 of the present invention; for details, please refer to FIGS. 5 to 5 6f, the preparation method of the thin film metal resistor of this embodiment may include the following steps.

在步骤S10中:提供衬底1。In step S10: the substrate 1 is provided.

在步骤S20中:在衬底1上形成金属层2A,金属层2A具有凸起。In step S20: a metal layer 2A is formed on the substrate 1, and the metal layer 2A has protrusions.

具体的,参图6a~6c所示,在衬底1上形成金属层2A,金属层2A具有凸起的方法包括如下步骤S21~S25。Specifically, as shown in FIGS. 6 a to 6 c , the method for forming a metal layer 2A on the substrate 1 , and the metal layer 2A having protrusions includes the following steps S21 to S25 .

在步骤S21中,参图6a所示,在衬底1上形成第一金属层230,该第一金属层230的形成方法可以为金属溅射法,该第一金属层230的材质可以为钛、钽、氮化钛及氮化钛中的一种或几种混合。In step S21, as shown in FIG. 6a, a first metal layer 230 is formed on the substrate 1. The first metal layer 230 can be formed by a metal sputtering method, and the material of the first metal layer 230 can be titanium. , Tantalum, Titanium Nitride and Titanium Nitride one or more mixtures.

在步骤S22中,继续参图6a所示,在第一金属层230上形成第一掩模层101。该第一掩模层101的形成方法可以包括:在第一金属层230上镀上第一掩模材料层,再使用掩模板掩模曝光显影后形成第一掩模层101。该第一掩模材料层可以为正性光阻,也可以为负性光阻,在本实施例中,采用负性光阻,即经过曝光后显影时,曝光的部分保留,未曝光的部分被显影液分解掉。In step S22 , continuing to refer to FIG. 6 a , the first mask layer 101 is formed on the first metal layer 230 . The method for forming the first mask layer 101 may include: plating a first mask material layer on the first metal layer 230 , and then using a mask to expose and develop the first mask layer 101 . The first mask material layer may be a positive photoresist or a negative photoresist. In this embodiment, a negative photoresist is used, that is, when developing after exposure, the exposed part remains and the unexposed part is not exposed. Decomposed by the developer.

在步骤S22中:参图6a和图6b所示以第一掩模层101为掩模,刻蚀第一金属层230以形成金属垫层23A。In step S22 : as shown in FIGS. 6 a and 6 b , using the first mask layer 101 as a mask, the first metal layer 230 is etched to form a metal pad layer 23A.

在本步骤中,可以采用干法蚀刻进行刻蚀,形成的金属垫层23A的厚度为

Figure BDA0002558071430000071
In this step, dry etching can be used for etching, and the thickness of the formed metal pad layer 23A is
Figure BDA0002558071430000071

本实施例中,在形成所述金属垫层23A之后还包括:采用离子轰击金属垫层23A的表面以使金属垫层23A的表面粗糙化。如此,以使后续形成在所述金属垫层23A表面上的金属薄膜层24A和所述金属垫层23A之间具有较大的粘附强度。In this embodiment, after forming the metal pad layer 23A, the method further includes: bombarding the surface of the metal pad layer 23A with ions to roughen the surface of the metal pad layer 23A. In this way, the metal thin film layer 24A subsequently formed on the surface of the metal pad layer 23A and the metal pad layer 23A have greater adhesion strength.

在步骤S23中:参图6b所示,去除第一掩模层101。In step S23: as shown in FIG. 6b, the first mask layer 101 is removed.

在步骤S24中:如图6C所示,形成金属薄膜层24A,其中,金属薄膜层24A覆盖衬底1的顶表面,并且还覆盖金属垫层23A的顶表面和侧壁,金属薄膜层24A中覆盖金属垫层23A的部分和金属垫层23A构成所述凸起。In step S24: as shown in FIG. 6C, a metal thin film layer 24A is formed, wherein the metal thin film layer 24A covers the top surface of the substrate 1, and also covers the top surface and sidewalls of the metal pad layer 23A. In the metal thin film layer 24A The portion covering the metal pad layer 23A and the metal pad layer 23A constitute the protrusions.

如上所述,所述金属垫层23A的表面粗糙,因此在将金属薄膜层24A形成在所述金属垫层23A上时,有利于提高金属薄膜层24A和所述金属垫层23A之间的粘附力。As mentioned above, the surface of the metal pad layer 23A is rough, so when the metal thin film layer 24A is formed on the metal pad layer 23A, it is beneficial to improve the adhesion between the metal thin film layer 24A and the metal pad layer 23A adhesion.

在本步骤中,金属薄膜层24A的形成方法可以为金属溅射法,该第一金属层230的材质可以为钛、钽、氮化钛及氮化钛中的一种或几种混合。可以与金属垫层23A的材质相同,也可以不同,在此不做具体限定。此外,在本实施例中,该金属薄膜层24A的厚度为

Figure BDA0002558071430000072
In this step, the metal thin film layer 24A may be formed by metal sputtering, and the material of the first metal layer 230 may be one or a mixture of titanium, tantalum, titanium nitride, and titanium nitride. The material of the metal pad layer 23A may be the same or different, which is not specifically limited here. In addition, in this embodiment, the thickness of the metal thin film layer 24A is
Figure BDA0002558071430000072

此外,若需要形成较大阻值的电阻,还可以在形成第一金属层230和/或金属薄膜层24A时通入氧气以使金属层2A的阻值增大。In addition, if a resistor with a larger resistance value needs to be formed, oxygen gas can also be introduced during the formation of the first metal layer 230 and/or the metal thin film layer 24A to increase the resistance value of the metal layer 2A.

在步骤S30中:如图6d所示,在金属层2A远离衬底1的表面上形成介质层3;In step S30: as shown in FIG. 6d, a dielectric layer 3 is formed on the surface of the metal layer 2A away from the substrate 1;

其中,该介质层3可以包括有机或无机的介质,比如SiO2的氧化物、氮化硅或包含Si、C、O和H原子的掺杂氧化物等材质。通过PVD、CVD等镀膜方式成膜,具体成膜方式在此不做具体限定。The dielectric layer 3 may include organic or inorganic media, such as SiO2 oxide, silicon nitride, or doped oxide containing Si, C, O, and H atoms. The film is formed by coating methods such as PVD and CVD, and the specific film formation method is not specifically limited here.

在步骤S40中:依次蚀刻介质层3和金属层2A,以形成与凸起位置对应的连接孔4,连接孔4贯穿介质层3并伸入凸起。In step S40: the dielectric layer 3 and the metal layer 2A are sequentially etched to form connection holes 4 corresponding to the positions of the protrusions, and the connection holes 4 penetrate through the dielectric layer 3 and extend into the protrusions.

具体的,所述连接孔4的形成方法例如包括:首先参考图6d所示,在介质层3上形成第二掩模层102,该第二掩模层102的形成方法可以包括在介质层3上形成第二掩模材料层,通过曝光、显示等步骤之后形成第二掩模层102;接着参考图6e所示,在形成第二掩模层102之后,执行刻蚀工艺,以依次刻蚀所述介质层3和所述金属层2A,并且刻蚀停止于所述金属层2A中,以形成所述连接孔4。其中,连接孔4伸入金属层2A的距离为

Figure BDA0002558071430000081
Specifically, the method for forming the connection hole 4 includes, for example: first, as shown in FIG. 6d , forming a second mask layer 102 on the dielectric layer 3 , and the method for forming the second mask layer 102 may include forming the second mask layer 102 on the dielectric layer 3 A second mask material layer is formed thereon, and a second mask layer 102 is formed after steps such as exposure and display; then, as shown in FIG. 6e, after the second mask layer 102 is formed, an etching process is performed to sequentially etch The dielectric layer 3 and the metal layer 2A, and the etching stops in the metal layer 2A to form the connection hole 4 . The distance that the connection hole 4 extends into the metal layer 2A is
Figure BDA0002558071430000081

需要说明的是,本实施例中,在形成所述连接孔4时,刻蚀工艺刻蚀至所述金属层2A中,此时由于金属层2A具有厚度较大的凸起,从而可以避免在刻蚀形成连接孔4时刻穿金属层2A的问题。It should be noted that, in this embodiment, when the connection hole 4 is formed, the etching process is etched into the metal layer 2A. At this time, since the metal layer 2A has a thicker protrusion, it is possible to avoid the The problem is that the connection holes 4 are formed by etching and pass through the metal layer 2A at all times.

在步骤S50中,填充导电材料在连接孔4中,以形成连接电极5。In step S50 , a conductive material is filled in the connection hole 4 to form the connection electrode 5 .

如图6f所示,在本步骤中,连接电极5材质可以与金属层2A相同,也可与金属层2A材质不同,可以选择铝、铜、钨等金属及其合金等具有导电性的金属导体及其化和物中的一种或几种组合,在此不做具体限定,优选具有良好导电性能的金属或其金属化合物为准。As shown in FIG. 6f , in this step, the material of the connecting electrode 5 can be the same as that of the metal layer 2A, or different from the material of the metal layer 2A, and metals such as aluminum, copper, tungsten and their alloys can be selected to have electrical conductivity such as metal conductors One or more combinations of compounds and compounds thereof are not specifically limited here, and metals with good electrical conductivity or metal compounds thereof are preferred.

此外,为保证连接电极5和金属层2A及介质层3的粘附强度,可以在形成连接孔4之后采用离子轰击暴露于所述连接孔4中的金属层2A和介质层3的表面,以使金属层2A和介质层3的表面粗糙度增强,进而使设置在连接孔4中的连接电极5与所述介质层3和金属层2A的牢固性增强。此外,本步骤可在形成该连接孔4后进行,也可以在进行完半导体其他步骤后再进行,具体不做限定,以实际情况为准。In addition, in order to ensure the adhesion strength of the connection electrode 5 to the metal layer 2A and the dielectric layer 3, after the connection hole 4 is formed, ion bombardment can be used to bombard the surfaces of the metal layer 2A and the dielectric layer 3 exposed in the connection hole 4, so as to The surface roughness of the metal layer 2A and the dielectric layer 3 is enhanced, thereby enhancing the firmness of the connection electrode 5 disposed in the connection hole 4 with the dielectric layer 3 and the metal layer 2A. In addition, this step may be performed after the connection hole 4 is formed, or may be performed after other semiconductor steps are performed, which is not specifically limited, and is subject to the actual situation.

实施例二Embodiment 2

图2是本发明实施例二的薄膜金属电阻的结构示意图;与上述实施例一的区别在于,本实施例中,金属层2B的第一部分21B和第二部分22B采用相同材质且一体成型。2 is a schematic structural diagram of a thin film metal resistor according to Embodiment 2 of the present invention; the difference from Embodiment 1 above is that in this embodiment, the first part 21B and the second part 22B of the metal layer 2B are made of the same material and are integrally formed.

具体参考图2,在本实施例中,金属层2B具有第一部分21B和第二部分22B,其中第二部分22B相对第一部分21B远离衬底1的方向凸出以构成所述凸起,且第一部分21B为面状结构。在本实施例中,该金属层2B的第一部分21B和第二部分22B同时形成,可以通过金属镀膜工艺在衬底1上形成金属膜后再通过刻蚀工艺在金属膜上刻蚀形成凸起。当金属层2B中的第一部分21B和第二部分22B同时形成时,制造工艺简单。且在本实施例中,该第一部分21B和第二部分22B的材质相同,可以为钛、钽、氮化钛及氮化钛中的一种或几种混合。2 , in this embodiment, the metal layer 2B has a first portion 21B and a second portion 22B, wherein the second portion 22B protrudes in a direction away from the substrate 1 relative to the first portion 21B to form the protrusion, and the first portion 22B protrudes away from the substrate 1 relative to the first portion 21B. A part of 21B is a planar structure. In this embodiment, the first part 21B and the second part 22B of the metal layer 2B are formed at the same time, and a metal film can be formed on the substrate 1 through a metal plating process, and then the metal film can be etched through an etching process to form protrusions . When the first portion 21B and the second portion 22B in the metal layer 2B are simultaneously formed, the manufacturing process is simple. In this embodiment, the first part 21B and the second part 22B are made of the same material, which may be one or a mixture of titanium, tantalum, titanium nitride and titanium nitride.

在本实施例中,第一部分21B的厚度例如为

Figure BDA0002558071430000091
以用于保障金属电阻的电阻值。以及,所述第二部分22B的厚度例如为
Figure BDA0002558071430000092
连接孔4伸入金属层2B的距离例如为
Figure BDA0002558071430000093
在上述厚度及连接孔4伸入金属层2A的距离范围内接电极5与金属层2A正常连接且连接孔4不贯穿金属层2A。在其他实施例中,第一部分21B及第二部分22B厚度及连接孔4伸入金属层2B的距离也可以为其他值,不做具体限定。In this embodiment, the thickness of the first portion 21B is, for example,
Figure BDA0002558071430000091
In order to guarantee the resistance value of the metal resistance. And, the thickness of the second part 22B is, for example,
Figure BDA0002558071430000092
The distance that the connection hole 4 extends into the metal layer 2B is, for example,
Figure BDA0002558071430000093
Within the range of the above thickness and the distance that the connecting hole 4 extends into the metal layer 2A, the connecting electrode 5 is normally connected to the metal layer 2A and the connecting hole 4 does not penetrate the metal layer 2A. In other embodiments, the thickness of the first part 21B and the second part 22B and the distance of the connection hole 4 extending into the metal layer 2B may also be other values, which are not specifically limited.

本实施例的金属薄膜电子的金属层2B的形成过程可以为,在衬底1上形成金属材料层,通过掩模刻蚀的方法以去除部分金属材料层以形成如图2所示的具有朝向远离衬底1方向凸出的凸体的金属层2B。The process of forming the metal layer 2B of the metal thin film electronics in this embodiment may be as follows: forming a metal material layer on the substrate 1, and removing part of the metal material layer by mask etching to form a metal material layer with an orientation as shown in FIG. 2 . The metal layer 2B of the convex body protruding in the direction away from the substrate 1 .

图7a~图7b是本发明实施例二的薄膜金属电阻的制造方法的部分过程示意图;如图7a~7b所示,该金属层2B还可以采用如图所示的方法形成。7a-7b are partial process schematic diagrams of the manufacturing method of the thin film metal resistor according to the second embodiment of the present invention; as shown in FIGS. 7a-7b, the metal layer 2B can also be formed by the method shown in the figure.

步骤一:如图7a所示,在衬底1上形成金属材料层200,在本步骤中,采用金属溅射的方法形成该金属材料层200,该金属材料层200的材质可以为钛、钽、氮化钛及氮化钛中的一种或几种混合。Step 1: As shown in FIG. 7a, a metal material layer 200 is formed on the substrate 1. In this step, the metal material layer 200 is formed by metal sputtering. The material of the metal material layer 200 can be titanium, tantalum , titanium nitride and one or more mixtures of titanium nitride.

以及,继续参图7a所示,在形成金属材料层200之后,在金属材料层200上形成第三掩模层103,该第三掩模层103中具有开口A。And, as shown in FIG. 7a, after the metal material layer 200 is formed, a third mask layer 103 is formed on the metal material layer 200, and the third mask layer 103 has an opening A therein.

具体的,该第三掩模层103的形成方法可以包括:在金属材料层200上镀上第三掩模材料层,再使用掩模板对第三掩模材料层掩模曝光显影后形成第三掩模层103。该第三掩模材料层可以为正性光阻,也可以为负性光阻,在本实施例中,采用负性光阻,即经过曝光后显影时,曝光的部分保留,未曝光的部分被显影液分解掉。Specifically, the method for forming the third mask layer 103 may include: plating a third mask material layer on the metal material layer 200 , and then using a mask to expose and develop the third mask material layer to form a third mask layer. mask layer 103 . The third mask material layer may be a positive photoresist or a negative photoresist. In this embodiment, a negative photoresist is used, that is, when developing after exposure, the exposed part remains and the unexposed part is not exposed. Decomposed by the developer.

步骤二:结合图7b所示,以第三掩模层103为掩模,部分去除所述金属材料层200中对应于所述开口A中的部分,以形成金属层2B,并利用金属材料层200中非对应开口A的部分构成金属层2B的凸起。Step 2: As shown in FIG. 7b, using the third mask layer 103 as a mask, partially remove the part of the metal material layer 200 corresponding to the opening A to form a metal layer 2B, and use the metal material layer The portion of 200 not corresponding to the opening A constitutes the protrusion of the metal layer 2B.

具体的,如图7b所示,可采用干法刻蚀的刻蚀工艺刻蚀所述金属材料层,以形成金属层2B。Specifically, as shown in FIG. 7b, the metal material layer may be etched by dry etching to form the metal layer 2B.

实施例三Embodiment 3

与上述实施例二的区别在于,本实施例中,金属层2C的第一部分21C相对于第二部分22C朝向衬底的方向凸出。The difference from the second embodiment above is that in this embodiment, the first portion 21C of the metal layer 2C protrudes toward the substrate relative to the second portion 22C.

具体的,图3是本发明实施例三的薄膜金属电阻的结构示意图;如图3所示,本实施例中的薄膜金属电阻中,金属层2C具有第一部分21C和第二部分22C,该第一部分21C以朝向衬底1的方向凸出构成凸起。Specifically, FIG. 3 is a schematic structural diagram of a thin film metal resistor according to Embodiment 3 of the present invention; as shown in FIG. 3 , in the thin film metal resistor in this embodiment, the metal layer 2C has a first part 21C and a second part 22C, the first part 21C and the second part 22C. A portion 21C protrudes in the direction toward the substrate 1 to constitute a protrusion.

进一步的,本实施例中,在衬底1上还形成有支撑层6,该支撑层6形成在凸起的外围,以利用所述支撑层6支撑所述金属层2C的第一部分21C,使得所述第一部分21C的底表面高于所述凸起的底表面,实现所述凸起朝向所述衬底的方向延伸。Further, in this embodiment, a support layer 6 is also formed on the substrate 1, and the support layer 6 is formed on the periphery of the protrusion, so as to use the support layer 6 to support the first part 21C of the metal layer 2C, so that The bottom surface of the first portion 21C is higher than the bottom surface of the protrusion, so that the protrusion extends toward the substrate.

其中,支撑层6的材质可以为有机或无机材质,比如SiO2的氧化物、氮化硅或包含Si、C、O和H原子的掺杂氧化物等材质,或其他一些有机材质,在此不做具体限定,材质可以和介质层3相同,也可以不同。The material of the support layer 6 can be organic or inorganic, such as SiO2 oxide, silicon nitride or doped oxide containing Si, C, O and H atoms, or some other organic materials, which are not mentioned here. To make a specific limitation, the material may be the same as that of the dielectric layer 3, or may be different.

进一步的,本实施例中的金属层的制备方法可包括:可先在衬底1上形成支撑层6,所述支撑层6中形成有凹槽,接着,再形成金属层2C,所述金属层2C填充所述凹槽并覆盖所述支撑层6的顶表面,以及填充在所述凹槽中的部分即构成所述凸起。Further, the method for preparing the metal layer in this embodiment may include: firstly, forming a support layer 6 on the substrate 1 with grooves formed in the support layer 6, and then forming a metal layer 2C, the metal The layer 2C fills the grooves and covers the top surface of the support layer 6, and the portion filled in the grooves constitutes the protrusions.

实施例四Embodiment 4

与实施例三的区别在于,在本实施例中,所述金属层2D的凸起采用金属垫层22D形成。The difference from the third embodiment is that, in this embodiment, the protrusions of the metal layer 2D are formed by using the metal pad layer 22D.

图4是本发明实施例四的薄膜金属电阻的结构示意图;具体如图4所示,所述金属层2D包括金属垫层23B和金属薄膜层24B,其中所述金属垫层23B形成在衬底1上,以及金属垫层23B的外围形成有支撑层6,该支撑层6覆盖金属垫层23B的侧壁,该金属薄膜层24B覆盖金属垫层23B和支撑层6的顶表面。其中,金属薄膜层24B覆盖金属垫层23B的部分及金属垫层23B形成第二部分22D,金属薄膜层23B覆盖支撑层6的部分形成第一部分21D。即,本实施例中,金属薄膜层24B可以为面状结构且平整的铺设在金属垫层23B和支撑层6上。4 is a schematic structural diagram of a thin film metal resistor according to Embodiment 4 of the present invention; specifically, as shown in FIG. 4 , the metal layer 2D includes a metal pad layer 23B and a metal thin film layer 24B, wherein the metal pad layer 23B is formed on the substrate 1 , and on the periphery of the metal pad layer 23B, a support layer 6 is formed, the support layer 6 covers the sidewalls of the metal pad layer 23B, and the metal thin film layer 24B covers the top surface of the metal pad layer 23B and the support layer 6 . The portion of the metal thin film layer 24B covering the metal pad layer 23B and the metal pad layer 23B form the second portion 22D, and the portion of the metal thin film layer 23B covering the support layer 6 forms the first portion 21D. That is, in this embodiment, the metal thin film layer 24B may be a planar structure and be laid flat on the metal cushion layer 23B and the support layer 6 .

此外,在本实施例中,该金属垫层23B的厚度可以为

Figure BDA0002558071430000111
该金属薄膜层24B的厚度可以为
Figure BDA0002558071430000112
In addition, in this embodiment, the thickness of the metal pad layer 23B can be
Figure BDA0002558071430000111
The thickness of the metal thin film layer 24B can be
Figure BDA0002558071430000112

进一步的,所述金属垫层23B和金属薄膜层24B可以采用不同的材料形成,例如,所述金属垫层23B和所述金属薄膜层24B的材料均可以包括钛、钽、氮化钛及氮化钛中的一种或几种混合。当金属垫层23B和金属薄膜层24B的材质不同时,可通过不同材质的组合以提升金属层2D的性能。金属层2D包括金属垫层23B和金属薄膜层24B时,其连通效果佳且制造精度高,形成的薄膜金属电阻性能佳。Further, the metal pad layer 23B and the metal thin film layer 24B may be formed of different materials. For example, the materials of the metal pad layer 23B and the metal thin film layer 24B may include titanium, tantalum, titanium nitride and nitrogen. One or several mixtures of titanium compounds. When the materials of the metal pad layer 23B and the metal thin film layer 24B are different, the performance of the metal layer 2D can be improved by a combination of different materials. When the metal layer 2D includes the metal cushion layer 23B and the metal thin film layer 24B, the connection effect is good and the manufacturing precision is high, and the formed thin film metal resistance has good performance.

在其他实施例中,该金属垫层23B和金属薄膜层24B的材质相同,比如金属垫层23B和金属薄膜层24B的材质均可为为钛、钽、氮化钛及氮化钛中的一种或几种混合。In other embodiments, the material of the metal pad layer 23B and the metal thin film layer 24B are the same, for example, the material of the metal pad layer 23B and the metal thin film layer 24B can be one of titanium, tantalum, titanium nitride and titanium nitride species or a mixture of several.

其中,在制造该薄膜金属电阻的方法可包括:先在衬底1上形成支撑层6,所述支撑层6中形成有凹槽;接着,在所述凹槽中填充所述金属垫层23B,并且可使所述金属垫层23B的顶表面和所述支撑层6的顶表面齐平;接着,在所述支撑层6和金属垫层23B远离衬底1的表面上形成金属薄膜层24B。Wherein, the method for manufacturing the thin film metal resistor may include: firstly forming a support layer 6 on the substrate 1, and a groove is formed in the support layer 6; then, filling the metal pad layer 23B in the groove , and the top surface of the metal pad layer 23B and the top surface of the support layer 6 can be flush; then, a metal thin film layer 24B is formed on the surface of the support layer 6 and the metal pad layer 23B away from the substrate 1 .

图8a~图8b是本发明第三实施例的薄膜金属电阻的制造方法的部分过程示意图。如图8a~8b所示,本实施例的薄膜金属电阻的制备方法可包括如下步骤。8a-8b are partial process schematic diagrams of the manufacturing method of the thin film metal resistor according to the third embodiment of the present invention. As shown in FIGS. 8 a to 8 b , the preparation method of the thin film metal resistor of this embodiment may include the following steps.

步骤一:如图8a所示,在衬底1上形成支撑层6和金属垫层23B,该支撑层6位于金属垫层23B的外围并覆盖金属垫层23B的侧壁。Step 1: As shown in FIG. 8a, a support layer 6 and a metal pad layer 23B are formed on the substrate 1, and the support layer 6 is located at the periphery of the metal pad layer 23B and covers the sidewall of the metal pad layer 23B.

具体的,在本实施例中,形成支撑层6的方法可以包括:在衬底1上形成支撑材料层,刻蚀支撑材料层以形成支撑层6,该支撑层6中形成有凹槽,在该凹槽中填充金属材料以形成金属垫层23B。Specifically, in this embodiment, the method for forming the supporting layer 6 may include: forming a supporting material layer on the substrate 1, etching the supporting material layer to form the supporting layer 6, and forming a groove in the supporting layer 6, The groove is filled with metal material to form the metal pad layer 23B.

在本实施例中,支撑层6的材质可以为有机或无机材质,比如SiO2的氧化物、氮化硅或包含Si、C、O和H原子的掺杂氧化物等材质,或其他一些有机材质,在此不做具体限定,材质可以和介质层3相同,也可以不同。In this embodiment, the material of the support layer 6 can be an organic or inorganic material, such as SiO2 oxide, silicon nitride or doped oxide containing Si, C, O and H atoms, or some other organic materials , which is not specifically limited here, and the material may be the same as that of the dielectric layer 3 or may be different.

此外,还可先形成金属垫层23B,之后再在金属垫层23B之间的间隔区形成支撑层6,具体的形成顺序在此不做限定,以实际情况为准。In addition, the metal pad layer 23B may be formed first, and then the support layer 6 may be formed in the space between the metal pad layers 23B. The specific formation sequence is not limited here, and the actual situation prevails.

步骤二:如图8b所示,在支撑层6和金属垫层23B上形成金属薄膜层24B。Step 2: As shown in FIG. 8b, a metal thin film layer 24B is formed on the support layer 6 and the metal pad layer 23B.

在本步骤中,金属薄膜层24的形成方法可以为金属溅射法,该金属薄膜层24B的材质可以为钛、钽、氮化钛及氮化钛中的一种或几种混合。可以与金属垫层23B的材质相同,也可以不同,在此不做具体限定。此外,在本实施例中,该金属薄膜层24B的厚度为

Figure BDA0002558071430000121
In this step, the metal thin film layer 24 can be formed by a metal sputtering method, and the material of the metal thin film layer 24B can be one or a mixture of titanium, tantalum, titanium nitride and titanium nitride. The material of the metal pad layer 23B may be the same or different, which is not specifically limited here. In addition, in this embodiment, the thickness of the metal thin film layer 24B is
Figure BDA0002558071430000121

此外,若需要形成较大阻值的电阻,还可以在形成金属垫层23B和/或金属薄膜层24B时通入氧气以使金属层2D的阻值增大。同时,为保证金属垫层23B和金属薄膜层24B之间的粘附强度,也可以在形成金属垫层23B之后采用离子轰击金属垫层23B的表面以使金属垫层23B的表面粗糙化,进而增强金属垫层23B和金属薄膜层24B的之间的粘附力。In addition, if a resistor with a larger resistance value needs to be formed, oxygen gas can also be introduced during the formation of the metal pad layer 23B and/or the metal thin film layer 24B to increase the resistance value of the metal layer 2D. At the same time, in order to ensure the adhesion strength between the metal cushion layer 23B and the metal thin film layer 24B, after the metal cushion layer 23B is formed, ions can also be used to bombard the surface of the metal cushion layer 23B to roughen the surface of the metal cushion layer 23B, and then The adhesion between the metal cushion layer 23B and the metal thin film layer 24B is enhanced.

需要说明的是,本说明书中各个实施例采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似部分互相参见即可,此外,各个实施例之间不同的部分也可互相组合使用,本发明对此不作限定。It should be noted that the various embodiments in this specification are described in a progressive manner, and each embodiment focuses on the differences from other embodiments, and the same and similar parts between the various embodiments can be referred to each other. , the different parts of each embodiment can also be used in combination with each other, which is not limited in the present invention.

上述描述仅是对本发明较佳实施例的描述,并非对本发明范围的任何限定,本发明领域的普通技术人员根据上述揭示内容做的任何变更、修饰,均属于权利要求书的保护范围。The above description is only a description of the preferred embodiments of the present invention, and is not intended to limit the scope of the present invention. Any changes and modifications made by those of ordinary skill in the field of the present invention based on the above disclosure all belong to the protection scope of the claims.

Claims (14)

1.一种薄膜金属电阻,其特征在于,包括衬底、依次设置在所述衬底上的金属层和介质层,所述金属层具有凸起,以及所述薄膜金属电阻还具有与所述凸起的位置对应的连接孔,所述连接孔贯穿所述介质层并伸入至所述凸起,以及所述连接孔内设有连接电极,所述连接电极用于与所述金属层连接。1. A thin-film metal resistor, characterized in that it comprises a substrate, a metal layer and a dielectric layer that are sequentially arranged on the substrate, the metal layer has protrusions, and the thin-film metal resistor also has a A connection hole corresponding to the position of the protrusion, the connection hole penetrates the dielectric layer and extends into the protrusion, and a connection electrode is arranged in the connection hole, and the connection electrode is used for connecting with the metal layer . 2.如权利要求1所述的薄膜金属电阻,其特征在于,所述金属层具有第一部分和第二部分,所述第二部分相对于所述第一部分以远离所述衬底的方向凸出以构成所述凸起。2 . The thin film metal resistor of claim 1 , wherein the metal layer has a first portion and a second portion, and the second portion protrudes in a direction away from the substrate relative to the first portion. 3 . to form the bulge. 3.如权利要求2所述的薄膜金属电阻,其特征在于,所述金属层包括金属垫层和金属薄膜层,所述金属垫层形成在所述衬底上,以及所述金属薄膜层覆盖所述衬底的顶表面上,并且还覆盖所述金属垫层的顶表面和侧壁,其中所述金属薄膜层中覆盖衬底顶表面的部分构成所述第一部分,所述金属薄膜层中覆盖所述金属垫层的部分和所述金属垫层构成所述第二部分。3. The thin film metal resistor according to claim 2, wherein the metal layer comprises a metal pad layer and a metal thin film layer, the metal pad layer is formed on the substrate, and the metal thin film layer covers on the top surface of the substrate, and also cover the top surface and sidewalls of the metal pad layer, wherein the part of the metal thin film layer covering the top surface of the substrate constitutes the first part, and the metal thin film layer The portion covering the metal underlayer and the metal underlayer constitute the second portion. 4.如权利要求1所述的薄膜金属电阻,其特征在于,所述金属层具有第一部分和第二部分,所述第二部分相对于所述第一部分以朝向所述衬底的方向凸出,以构成所述凸起。4 . The thin film metal resistor of claim 1 , wherein the metal layer has a first portion and a second portion, and the second portion protrudes in a direction toward the substrate relative to the first portion. 5 . , to form the bulge. 5.如权利要求4所述的薄膜金属电阻,其特征在于,所述金属层包括金属垫层和金属薄膜层,所述金属垫层形成在所述衬底上,以及在所述金属垫层的外围还形成有支撑层,所述支撑层覆盖所述金属垫层的侧壁,所述金属薄膜层覆盖所述金属垫层和所述支撑层的顶表面。5 . The thin film metal resistor according to claim 4 , wherein the metal layer comprises a metal pad layer and a metal thin film layer, the metal pad layer is formed on the substrate, and the metal pad layer is formed on the metal pad layer. 6 . A support layer is also formed on the periphery of the metal pad, the support layer covers the sidewall of the metal cushion layer, and the metal thin film layer covers the top surface of the metal cushion layer and the support layer. 6.如权利要求2或4所述的薄膜金属电阻,其特征在于,所述第一部分为面状结构。6. The thin film metal resistor according to claim 2 or 4, wherein the first part is a planar structure. 7.如权利要求2或4所述的薄膜金属电阻,其特征在于,所述第一部分的厚度为
Figure FDA0002558071420000011
所述第二部分的厚度为
Figure FDA0002558071420000012
7. The thin film metal resistor according to claim 2 or 4, wherein the thickness of the first part is
Figure FDA0002558071420000011
The thickness of the second part is
Figure FDA0002558071420000012
8.如权利要求1所述的薄膜金属电阻,其特征在于,所述连接孔向所述金属层伸入的距离为
Figure FDA0002558071420000013
8 . The thin film metal resistor according to claim 1 , wherein the distance that the connection hole extends into the metal layer is 8 .
Figure FDA0002558071420000013
9.如权利要求2或4所述的薄膜金属电阻,其特征在于,所述第一部分和所述第二部分的材质为钛、钽、氮化钛及氮化钛中的一种或几种混合。9. The thin film metal resistor according to claim 2 or 4, wherein the material of the first part and the second part is one or more of titanium, tantalum, titanium nitride and titanium nitride mix. 10.一种薄膜金属电阻的制造方法,其特征在于,包括:10. A method for manufacturing a thin film metal resistor, comprising: 提供衬底;provide a substrate; 在所述衬底上形成金属层,所述金属层具有凸起;forming a metal layer on the substrate, the metal layer having protrusions; 在所述金属层上形成介质层;forming a dielectric layer on the metal layer; 依次刻蚀所述介质层和所述金属层,以形成与所述凸起位置对应的连接孔,所述连接孔贯穿所述介质层并伸入所述凸起;etching the dielectric layer and the metal layer in sequence to form connection holes corresponding to the positions of the protrusions, the connection holes penetrating the dielectric layer and extending into the protrusions; 填充导电材料在所述连接孔中,以形成连接电极。A conductive material is filled in the connection holes to form connection electrodes. 11.如权利要求10所述的一种薄膜金属电阻的制造方法,其特征在于,形成所述金属层的方法包括:11. The method for manufacturing a thin film metal resistor according to claim 10, wherein the method for forming the metal layer comprises: 在所述衬底上形成第一金属层;forming a first metal layer on the substrate; 在所述第一金属层上形成第一掩模层;forming a first mask layer on the first metal layer; 以所述第一掩模层掩模,刻蚀所述第一金属层以形成金属垫层;Using the first mask layer mask, etching the first metal layer to form a metal pad layer; 去除所述第一掩模层;removing the first mask layer; 形成金属薄膜层,所述金属薄膜层覆盖所述衬底的顶表面,并且还覆盖所述金属垫层的顶表面和侧壁,所述金属薄膜层中覆盖所述金属垫层的部分和所述金属垫层构成所述凸起。A metal thin film layer is formed, the metal thin film layer covers the top surface of the substrate, and also covers the top surface and sidewalls of the metal pad layer, and the part of the metal thin film layer covering the metal pad layer and all The metal cushion layer constitutes the protrusion. 12.如权利要求10所述的一种薄膜金属电阻的制造方法,其特征在于,形成所述金属层的方法包括:12. The method for manufacturing a thin film metal resistor according to claim 10, wherein the method for forming the metal layer comprises: 在所述衬底上形成所述金属材料层;forming the metal material layer on the substrate; 在所述金属材料层上形成第三掩模层,所述第三掩模层中形成有开口;forming a third mask layer on the metal material layer, an opening is formed in the third mask layer; 以所述第三掩模层掩模,部分去除所述金属材料层中对应于所述开口中的部分,以形成所述金属层,并利用所述金属材料层中非对应所述开口的部分构成所述金属层的所述凸起;Using the third mask layer as a mask to partially remove the part of the metal material layer corresponding to the opening to form the metal layer, and use the part of the metal material layer that does not correspond to the opening the protrusions constituting the metal layer; 去除所述第第三掩模层。The third mask layer is removed. 13.如权利要求10所述的一种薄膜金属电阻的制造方法,其特征在于,形成所述金属层的方法包括:13. The method for manufacturing a thin film metal resistor according to claim 10, wherein the method for forming the metal layer comprises: 在所述衬底上形成支撑层和金属垫层,所述支撑层位于所述金属垫层的外围并覆盖所述金属垫层的侧壁;forming a support layer and a metal cushion layer on the substrate, the support layer is located at the periphery of the metal cushion layer and covers the sidewall of the metal cushion layer; 在所述支撑层和所述金属垫层上形成金属薄膜层。A metal thin film layer is formed on the support layer and the metal pad layer. 14.如权利要求10所述的一种薄膜金属电阻的制造方法,其特征在于,在所述衬底上形成金属层的同时通入氧气,以增大所述金属层的电阻值。14 . The method for manufacturing a thin film metal resistor according to claim 10 , wherein oxygen gas is introduced while forming the metal layer on the substrate to increase the resistance value of the metal layer. 15 .
CN202010599339.3A 2020-06-28 2020-06-28 Thin film metal resistor and method of making the same Pending CN111613726A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010599339.3A CN111613726A (en) 2020-06-28 2020-06-28 Thin film metal resistor and method of making the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010599339.3A CN111613726A (en) 2020-06-28 2020-06-28 Thin film metal resistor and method of making the same

Publications (1)

Publication Number Publication Date
CN111613726A true CN111613726A (en) 2020-09-01

Family

ID=72202788

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010599339.3A Pending CN111613726A (en) 2020-06-28 2020-06-28 Thin film metal resistor and method of making the same

Country Status (1)

Country Link
CN (1) CN111613726A (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0621235A (en) * 1992-07-01 1994-01-28 Nec Corp Semiconductor device
US6350695B1 (en) * 2000-06-16 2002-02-26 Chartered Semiconductor Manufacturing Ltd. Pillar process for copper interconnect scheme
JP2002343686A (en) * 2001-05-21 2002-11-29 Matsushita Electric Ind Co Ltd Solid electrolytic capacitor and method of manufacturing the same
JP2009099755A (en) * 2007-10-17 2009-05-07 Seiko Npc Corp Thin-film resistor, and its manufacturing method
CN103021940A (en) * 2012-12-12 2013-04-03 京东方科技集团股份有限公司 Array substrate, manufacture method of array substrate and display device
US20140367857A1 (en) * 2013-06-18 2014-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method and Apparatus for Back End of Line Semiconductor Device Processing
US20160218062A1 (en) * 2015-01-23 2016-07-28 Texas Instruments Incorporated Thin film resistor integration in copper damascene metallization
US20180122893A1 (en) * 2016-10-31 2018-05-03 International Business Machines Corporation High-k metal-insulator-metal capacitor and method of manufacturing the same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0621235A (en) * 1992-07-01 1994-01-28 Nec Corp Semiconductor device
US6350695B1 (en) * 2000-06-16 2002-02-26 Chartered Semiconductor Manufacturing Ltd. Pillar process for copper interconnect scheme
JP2002343686A (en) * 2001-05-21 2002-11-29 Matsushita Electric Ind Co Ltd Solid electrolytic capacitor and method of manufacturing the same
JP2009099755A (en) * 2007-10-17 2009-05-07 Seiko Npc Corp Thin-film resistor, and its manufacturing method
CN103021940A (en) * 2012-12-12 2013-04-03 京东方科技集团股份有限公司 Array substrate, manufacture method of array substrate and display device
US20140367857A1 (en) * 2013-06-18 2014-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method and Apparatus for Back End of Line Semiconductor Device Processing
US20160218062A1 (en) * 2015-01-23 2016-07-28 Texas Instruments Incorporated Thin film resistor integration in copper damascene metallization
US20180122893A1 (en) * 2016-10-31 2018-05-03 International Business Machines Corporation High-k metal-insulator-metal capacitor and method of manufacturing the same

Similar Documents

Publication Publication Date Title
US20220223537A1 (en) Method for fabricating interconnection using graphene
JP2001015594A (en) Formation of multilayered metallic wiring of semiconductor device
CN103839878B (en) The forming method of semiconductor structure
JP4878434B2 (en) Semiconductor device and manufacturing method thereof
CN113363202A (en) Semiconductor structure and forming method thereof
JP2005340808A (en) Barrier structure of semiconductor device
TW202145482A (en) Circuit
CN111613726A (en) Thin film metal resistor and method of making the same
JP5891753B2 (en) Manufacturing method of semiconductor device
JP5555451B2 (en) Semiconductor device
JP2010027874A (en) Semiconductor device and method of manufacturing same
JP2000243836A (en) Wiring forming method of semiconductor element
CN216957763U (en) Electronic equipment
US6228765B1 (en) Structure and method for forming conductive members in an integrated circuit
CN103094091B (en) The lithographic method of semiconductor device
US7485574B2 (en) Methods of forming a metal line in a semiconductor device
JP2008526045A (en) Semiconductor structure using thin film resistor and tungsten plug connector and method for producing the same
JP2004140198A (en) Semiconductor device and method of manufacturing the same
US7960835B2 (en) Fabrication of metal film stacks having improved bottom critical dimension
US7550389B1 (en) Dual damascene method of forming a metal line of semiconductor device
JP2009526402A (en) Metal film deposition technology using ion implantation surface modification for catalysis of electroless deposition
CN107154380B (en) Preparation method of metal interconnection structure
JP2003031665A (en) Method for manufacturing semiconductor device
TWI885887B (en) Semiconductor device and method of manufacturing the same
JP2009054879A (en) Integrated circuit manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20200901