[go: up one dir, main page]

CN1187805C - Method for applying heat sink with supporting effect to chip packaging substrate - Google Patents

Method for applying heat sink with supporting effect to chip packaging substrate Download PDF

Info

Publication number
CN1187805C
CN1187805C CN01134449.0A CN01134449A CN1187805C CN 1187805 C CN1187805 C CN 1187805C CN 01134449 A CN01134449 A CN 01134449A CN 1187805 C CN1187805 C CN 1187805C
Authority
CN
China
Prior art keywords
thin plate
thermal conductance
adhesive
fin
chip package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN01134449.0A
Other languages
Chinese (zh)
Other versions
CN1347140A (en
Inventor
董一中
余俊贤
陈国斌
许诗滨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Phoenix Precision Technology Corp
Original Assignee
Phoenix Precision Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phoenix Precision Technology Corp filed Critical Phoenix Precision Technology Corp
Priority to CN01134449.0A priority Critical patent/CN1187805C/en
Publication of CN1347140A publication Critical patent/CN1347140A/en
Application granted granted Critical
Publication of CN1187805C publication Critical patent/CN1187805C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A method for applying a heat sink with supporting effect to a chip package substrate has the advantages of excellent heat dissipation effect, low weight, thin thickness, and capability of eliminating warping and twisting (twist). The firm heat sink with supporting effect is formed by bonding a first heat conductive sheet (i.e. heat sink) and a second heat conductive sheet (i.e. heat sink) with a first adhesive sheet (bonding sheet); the first adhesive sheet is a fiber-reinforced resin. Then, the second adhesive sheet is bonded to a circuit board and the heat sink, wherein the second adhesive sheet is a single-layer adhesive layer or a multi-layer adhesive layer (adhesive of a partial adhesive layers). The adhesive layer is composed of an adhesive, a short-sheet-filled adhesive, a fiber-filled adhesive or a granular-filled adhesive. An opening is formed on the circuit board for the chip to be arranged.

Description

具有支撑效果的散热片应用于芯片封装基板的方法Method for applying heat sink with supporting effect to chip packaging substrate

技术领域technical field

本发明涉及一种电子封装的方法,包含单芯片与多芯片封装,特别是一种制作附有散热片(heat spreader)的散热型芯片封装方法,且该散热片亦同时具有支撑效果(stiffener)。The invention relates to a method of electronic packaging, including single-chip and multi-chip packaging, in particular to a method for manufacturing a heat-dissipating chip package with a heat spreader, and the heat spreader also has a supporting effect (stiffener) .

背景技术Background technique

随着半导体工业不断的进步,电子系统与电子封装通常设计为在实用上尽可能使用最小空间(space)。因此承载电路的空间随着技术进步已成为一重要资源,应尽量利用;为达此目的,缩小化电路则不失为善用空间的一有效方法,其可增加运行速度,减少噪声及其它所显现的优点。如此的缩小化在许多电子产品的应用方面都相当令人满意,如航空器、汽车、移动电话、手提电脑或可携型录放机等方面的应用。然而,散热问题亦随着缩小化而显现出来,尤其是组件的增加所导致产生的热量,亦随着在单一半导体组件上增加晶体管的数目而随之升高。With the continuous progress of the semiconductor industry, electronic systems and electronic packages are usually designed to use the smallest space possible practically. Therefore, the space carrying the circuit has become an important resource with technological progress, and should be utilized as much as possible; for this purpose, reducing the circuit is an effective way to make good use of the space, which can increase the operating speed, reduce noise and other manifestations advantage. Such miniaturization is quite satisfactory in the application of many electronic products, such as applications in aircraft, automobiles, mobile phones, laptop computers or portable VCRs. However, the problem of heat dissipation also appears along with the miniaturization, especially the heat generated by the increase of components, which also increases with the increase of the number of transistors on a single semiconductor component.

半导体芯片封装之一的形式,包含一或多个芯片连接至一基板上,可为一陶瓷基板,该陶瓷基板以陶瓷材料作为绝缘层;或一塑料基板,该塑料基板以塑料基材作为绝缘层。传统上将此封装基板称为芯片载体(chip carrier),通常将其配置及连接于印刷电路卡(printed circuit card)或印刷电路板(printedcircuit board),而芯片则可以多种方式连接在基板上。一般最常见如打金线方式(wire bonding),藉由芯片组件处到基板连接点的极细微金线作电性连接;另一种则是覆芯片(flip chip)连结方式,其系以凸块(solder bumps)作为芯片的实体接触进行电性连接。A form of semiconductor chip packaging that includes one or more chips connected to a substrate, which may be a ceramic substrate with a ceramic material as an insulating layer; or a plastic substrate with a plastic substrate as an insulating layer layer. Traditionally, this packaging substrate is called a chip carrier (chip carrier), which is usually configured and connected to a printed circuit card (printed circuit card) or a printed circuit board (printed circuit board), and the chip can be connected to the substrate in a variety of ways . Generally, the most common method is wire bonding, which is electrically connected by a very fine gold wire from the chip component to the connection point of the substrate; the other is the flip chip connection method, which is connected by a bump The solder bumps are electrically connected as physical contacts of the chip.

各种不同方式已被开发用于在成本较陶瓷基板低的塑料基板上设置芯片。主要由于塑料基板一直被认为在芯片的运作上,比陶瓷基板具备较多关键优势,包括高电流载量、在短操作延迟时间(delay time)的低介电常数以及低电感及电容等。然而,塑料基板的高温稳定度则仍然存在问题,并已对现行塑料基板的发展引起很大的挑战。其一的解决方式则是应用一种开口向下(cavity down)芯片封装,包含一具有能承接芯片的开口(opening)的封装基板,及在芯片底部贴有一散热金属块或散热片,且其开口端所面对印刷电路卡或印刷电路板。Various approaches have been developed for arranging chips on plastic substrates which are less costly than ceramic substrates. The main reason is that plastic substrates have been considered to have more key advantages than ceramic substrates in the operation of chips, including high current carrying capacity, low dielectric constant at short operation delay time (delay time), and low inductance and capacitance. However, the high-temperature stability of the plastic substrate still has problems, and has caused great challenges to the development of the current plastic substrate. One solution is to use a cavity down chip package, which includes a package substrate with an opening capable of receiving the chip, and a heat-dissipating metal block or heat sink attached to the bottom of the chip, and its The open end faces the printed circuit card or printed circuit board.

图1示出了传统的典型塑料基板开口向下芯片封装方式(cavity downplastic chip carrier)。封装装配构成100包含一塑料布线基板101,该塑料布线基板101设有一凹陷处(cavity)102及一粘合层(bonding layer)104与基板101粘合的散热金属块或散热片103。一侧壁的电导或/和热导层105则可作为连接散热片103与基板101上的电路层,以增进导热导电性能。芯片106则位在凹陷处102内,而贴覆在散热片103上。导电金线107则用于芯片106与基板101的电性连接。在打金线步骤后,凹陷处102则填以封胶108(encapsulant)覆盖保护导电金线107与芯片106,以避免环境腐蚀破坏。另外,位在基板最外层的对外连接脚109,则作为基板101与印刷电路板110的电性连接。所述的对外连接脚可为导电针(pins)、锡球或锡柱,分别应用于塑料针阵列(plastic pin gridarray,PPGA)、塑料球阵列(plastic ball grid array,PBGA)或塑料圆柱阵列(plastic column grid array,PCGA)的封装方式。Figure 1 shows a typical conventional plastic substrate opening down chip package (cavity downplastic chip carrier). The package assembly structure 100 includes a plastic wiring substrate 101 , the plastic wiring substrate 101 is provided with a cavity 102 and a bonding layer 104 bonded with the substrate 101 to dissipate metal blocks or fins 103 . The electrical and/or thermal conductive layer 105 on one side wall can serve as a circuit layer connecting the heat sink 103 and the substrate 101 to improve thermal and electrical conductivity. The chip 106 is located in the recess 102 and attached to the heat sink 103 . The conductive gold wire 107 is used for electrical connection between the chip 106 and the substrate 101 . After the step of laying gold wires, the recess 102 is filled with encapsulant 108 (encapsulant) to cover and protect the conductive gold wires 107 and the chip 106 to avoid environmental corrosion damage. In addition, the external connection pins 109 located on the outermost layer of the substrate serve as the electrical connection between the substrate 101 and the printed circuit board 110 . The external connecting feet can be conductive pins (pins), solder balls or tin pillars, which are respectively applied to plastic pin grid array (PPGA), plastic ball grid array (plastic ball grid array, PBGA) or plastic cylinder array ( plastic column grid array, PCGA) encapsulation.

美国专利US5,357,672揭露了一种简易的开口向下芯片塑料载体(cavitydown plastic chip carrier)方法。该方法使用预浸材(prepreg)作为粘合层,亦即在图1中的粘合层104或图2中的粘合层206。然而,根据实际经验,该方法制造的芯片载体(chip carrier)在热压过程中,预浸材经常有因固化收缩而造成翘曲的现象发生。US Patent No. 5,357,672 discloses a simple cavity down plastic chip carrier method. This method uses a prepreg as an adhesive layer, ie adhesive layer 104 in FIG. 1 or adhesive layer 206 in FIG. 2 . However, according to practical experience, during the hot pressing process of the chip carrier manufactured by this method, the prepreg often warps due to curing shrinkage.

为克服塑料基板开口向下芯片封装装配于方法中,所发生的翘曲或扭曲现象,有时可加入一坚固支撑物(stiffener)或较多的铜层(copper layer)。图2显示一典型例子,是另一塑料基板开口向下芯片封装方式,一封装装配构成200,亦可称为超级球阵列封装(super BGA),其包含一电路板201以及一内铜层(intemal copper layer)202;该电路板201包含有相对的第一表面201a及第二表面201b,该内铜层202的第一表面202a利用一黏着层203与电路板201的第二表面201b相连接。在所述电路板201与铜层202中间形成一开口,使一凹陷处(cavity)204穿透该电路板201与铜层202。一散热片205利用一黏着层206附着在铜层202的第二面202b,以增加散热效果。一芯片207置放于凹陷处204,并借助一导热黏着层208附在该散热片205上。而导电金线209则作为芯片207与电路板201的连线。在打金线步骤后,凹陷处204则填以封胶210(encapsulant)覆盖保护导电金线209与芯片207,以避免环境腐蚀破坏。而锡球211设在电路板201的第一表面201a上的适当位置,与印刷电路板212作电性连接。另外一常见结构,则是额外加入的散热装置(heat sink)亦可直接贴在散热片205的第二表面205b上,以达更佳的散热效果。In order to overcome the warping or twisting phenomenon that occurs during the plastic substrate opening-down chip package assembly method, sometimes a stiffener or more copper layers can be added. FIG. 2 shows a typical example, which is another plastic substrate opening-down chip packaging method. A package assembly structure 200, which can also be called a super ball array package (super BGA), includes a circuit board 201 and an inner copper layer ( internal copper layer) 202; the circuit board 201 includes opposite first surfaces 201a and second surfaces 201b, and the first surface 202a of the inner copper layer 202 utilizes an adhesive layer 203 to be connected with the second surface 201b of the circuit board 201 . An opening is formed between the circuit board 201 and the copper layer 202 , so that a cavity 204 penetrates the circuit board 201 and the copper layer 202 . A heat sink 205 is attached to the second surface 202b of the copper layer 202 by an adhesive layer 206 to increase heat dissipation. A chip 207 is placed in the recess 204 and attached to the heat sink 205 by a thermally conductive adhesive layer 208 . The conductive gold wire 209 serves as the connection between the chip 207 and the circuit board 201 . After the gold wire forming step, the recess 204 is filled with an encapsulant 210 (encapsulant) to cover and protect the conductive gold wire 209 and the chip 207 to avoid environmental corrosion damage. The solder balls 211 are disposed at appropriate positions on the first surface 201 a of the circuit board 201 , and are electrically connected to the printed circuit board 212 . Another common structure is that an additional heat sink can also be directly attached to the second surface 205b of the heat sink 205 to achieve a better heat dissipation effect.

美国专利US6,034,427亦揭露了一种具支撑物的开口向下BGA方法,先借助一预浸材(prepreg)将一坚固支撑物(stiffener)黏贴在一电路板上,然后再以一黏着层将散热片附在该坚固支撑物上。该专利使用的散热片为铜底材(copper base material),亦即铜或铜合金等常见软性材质(soft material),而黏着层的固化收缩会使得在热压散热片与含支撑物的电路板过程中造成翘曲现象。U.S. Patent No. 6,034,427 also discloses a method of opening downward BGA with a support. First, a strong support (stiffener) is pasted on a circuit board by means of a prepreg (prepreg), and then an adhesive Layers attach the fins to this solid support. The heat sink used in this patent is a copper base material (copper base material), that is, common soft materials such as copper or copper alloys, and the curing shrinkage of the adhesive layer will make the hot-pressed heat sink and the supporting body The warping phenomenon is caused in the circuit board process.

美国专利US6,060,778亦揭露了一种简易开口向下BGA的方法,其具有优良散热效果、低重量、薄厚度及低制造成本等优点。该专利教导了使用第一热导薄板先黏着在电路板,然后再以一第二热导薄板(亦即散热片)与含有第一热导薄板的电路板相连接。此方法图示于该专利说明书的图7中。然而此专利亦会遇到同前述美国专利US 6,034,427的问题:亦即难以消弭方法中造成的翘曲现象。U.S. Patent No. 6,060,778 also discloses a simple opening-down BGA method, which has the advantages of excellent heat dissipation effect, low weight, thin thickness and low manufacturing cost. This patent teaches to use the first heat conduction thin plate to be adhered to the circuit board first, and then to connect with the circuit board containing the first heat conduction thin plate with a second heat conduction thin plate (ie heat sink). This method is shown schematically in Figure 7 of the patent specification. However, this patent also encounters the same problem as the aforementioned U.S. Patent No. 6,034,427: that is, it is difficult to eliminate the warpage caused by the method.

发明内容Contents of the invention

为此,本发明是提供一种制造塑料基板开口向下的芯片封装方式,其具有优良散热效果、重量低、厚度薄、消除翘曲与扭曲现象以及低制造成本等优点。Therefore, the present invention provides a chip packaging method with the plastic substrate opening downward, which has the advantages of excellent heat dissipation effect, low weight, thin thickness, elimination of warping and twisting, and low manufacturing cost.

依据本发明所提出的方法,首先将两个热导薄板进行贴合形成一散热片,再将该散热片与一开口向下的电路板(或称封装基板)接合,明显有别于美国专利US6,034,427及US6,060,778所提出的方法,依此两篇专利所陈述,系皆以一热导薄板先和一塑料基板进行接合,再将该已贴附有一热导薄板之电路板和另一热导薄板进行接合。又另一明显不同处,在于本发明在两热导薄板间系使用预浸材作为粘合层,而基板与热导薄板间系则使用非预浸材的黏着材料作为粘合层进行贴合,但相反的,美国专利US6,034,427所提出的方法,则在两热导薄板间使用非预浸材的黏着材料作为粘合层,而基板与热导薄板间则使用预浸材的作为粘合层进行贴合。依据本发明所提出的方法,将两个或以上热导薄板以预浸材作为粘合层进行贴合,所形成的散热片,因具有高机械强度特性,因此在与电路板贴合时,作为支撑物,可用以防止翘曲或扭曲现象发生。According to the method proposed by the present invention, firstly, two heat conduction thin plates are bonded together to form a heat sink, and then the heat sink is bonded to a circuit board (or packaging substrate) with an opening downward, which is obviously different from the U.S. Patent The methods proposed in US6,034,427 and US6,060,778, according to the statement of these two patents, all use a heat conduction thin plate to bond with a plastic substrate first, and then the circuit board with a heat conduction thin plate and another A thermally conductive thin plate is bonded. Yet another obvious difference is that the present invention uses prepreg as the adhesive layer between the two thermally conductive sheets, and uses non-prepreg adhesive material as the adhesive layer between the substrate and the thermally conductive sheet for lamination. , but on the contrary, the method proposed by US Patent No. 6,034,427 uses non-prepreg adhesive material as the adhesive layer between the two thermally conductive sheets, and uses prepreg as the adhesive layer between the substrate and the thermally conductive sheet. Layers are bonded together. According to the method proposed by the present invention, two or more thermally conductive thin plates are laminated with prepreg as an adhesive layer, and the formed heat sink has high mechanical strength characteristics, so when it is laminated with a circuit board, As a support, it can be used to prevent warping or twisting.

本发明的目的是提供一种具支撑效果的坚固散热片应用于芯片封装基板的方法,具有优良散热效果、重量低、厚度薄及无翘曲与扭曲现象等优点。The purpose of the present invention is to provide a method for applying a solid heat sink with supporting effect to a chip packaging substrate, which has the advantages of excellent heat dissipation effect, low weight, thin thickness, and no warping and twisting.

根据本发明的一个方面,所提供的具有支撑效果的散热片应用于芯片封装基板的方法,包括以下步骤:a)提供具有相对的第一表面及第二表面的塑料电路基板,该电路基板包含有至少一个以上可供装载芯片的开口;b)提供具有相对的第一表面及第二表面的第一热导薄板(thermally conductive sheet);c)提供具有相对的第一表面及第二表面的第二热导薄板,该第二热导薄板包含有至少一个以上可供装载芯片的开口;d)以第一粘合薄片将所述第一热导薄板的第一表面与第二热导薄板的第二表面相连结,该第一粘合薄片由一纤维强化树脂(fiber-reinforced resin)的预浸材(prepreg)所组成;e)以非预浸材(non-prepreg)所制的第二粘合薄片将所述第二热导薄板的第一表面与电路基板的第二表面相连结。According to one aspect of the present invention, the provided method for applying a heat sink with a supporting effect to a chip package substrate includes the following steps: a) providing a plastic circuit substrate having opposite first and second surfaces, the circuit substrate comprising There is at least one opening for loading chips; b) providing a first thermally conductive sheet with opposite first surfaces and second surfaces; c) providing a first thermally conductive sheet with opposite first surfaces and second surfaces A second heat conduction thin plate, the second heat conduction thin plate includes at least one opening for loading chips; d) bonding the first surface of the first heat conduction thin plate to the second heat conduction thin plate with a first adhesive sheet The second surface of the bonding sheet is connected, the first adhesive sheet is composed of a prepreg (prepreg) of fiber-reinforced resin (fiber-reinforced resin); e) the first adhesive sheet is made of non-prepreg Two adhesive sheets connect the first surface of the second thermal conductive sheet with the second surface of the circuit substrate.

根据本发明的另一方面,所提供的具有支撑效果的散热片应用于芯片封装基板的方法,包括以下步骤:a)提供具有相对的第一表面及第二表面的塑料电路基板,该电路基板并可包含有至少一个以上可供装载芯片的开口;b)提供具有相对的第一表面及第二表面的一热导薄板(thermally conductive sheet);c)提供具有相对的第一表面及第二表面的一热导薄板叠合物,该热导薄板叠合物并可包含有至少一个以上可供装载芯片的开口;d)以第一粘合薄片将所述热导薄板的第一表面与所述热导薄板叠合物的第二表面相连结,该第一粘合薄片由一纤维强化树脂(fiber-reinforced resin)的预浸材所组成;e)以非预浸材(non-prepreg)所制的第二粘合薄片将所述热导薄板叠合物的第一表面与电路基板的第二表面相连结。According to another aspect of the present invention, the provided method for applying a heat sink with a supporting effect to a chip packaging substrate includes the following steps: a) providing a plastic circuit substrate having opposite first and second surfaces, the circuit substrate and may include at least one opening for loading chips; b) providing a thermally conductive sheet with opposite first and second surfaces; c) providing a thermally conductive sheet with opposite first and second surfaces A heat conduction thin plate laminate on the surface, and the heat conduction thin plate laminate may include at least one opening for loading chips; d) bonding the first surface of the heat conduction thin plate to the first surface of the heat conduction thin plate with a first adhesive sheet The second surface of the thermally conductive sheet laminate is bonded, and the first bonded sheet is composed of a fiber-reinforced resin prepreg; e) non-prepreg ) to bond the first surface of the thermally conductive sheet laminate to the second surface of the circuit substrate.

此外,本发明提供可粘合第一热导薄板(thermally conductive sheet)与第二热导薄板之第一粘合薄片(bonding sheet),以形成一坚固的散热片,而该第一粘合薄片可为纤维强化树脂,该第二热导薄板具有一可容置电子芯片之开口。In addition, the present invention provides a first adhesive sheet (bonding sheet) that can bond a first thermally conductive sheet (thermally conductive sheet) and a second thermally conductive sheet to form a strong heat sink, and the first adhesive sheet It can be fiber-reinforced resin, and the second heat conduction thin plate has an opening for accommodating an electronic chip.

此外,本发明提供可粘合塑料电路板与坚固散热片结构的第二粘合薄片(bonding sheet),该塑料电路板具有可容置芯片的开口。所述的粘合薄片由单层黏着层或多层黏着层叠合所组成,所述的黏着层由黏着材质、小薄片填充(flake-filled)的黏着材、纤维填充(fiber-filled)的黏着材或粒状物填充(particle-filled)的黏着材所组成,且为非预浸材。In addition, the present invention provides a second bonding sheet capable of bonding a plastic circuit board with an opening for accommodating a chip to a solid heat sink structure. The adhesive sheet is composed of a single-layer adhesive layer or a multi-layer adhesive layer laminated, and the adhesive layer is composed of adhesive material, flake-filled adhesive material, fiber-filled adhesive It is composed of adhesive material or particle-filled adhesive material, and it is not prepreg material.

下面结合附图对本发明目的、特征及功效进行详细说明。当然,本发明可以多种不同方式实施,并不只限于本说明书中所述内容。下文的说明所揭露的相当完整,亦可完全表达本发明所要揭露的精神。The purpose, features and effects of the present invention will be described in detail below in conjunction with the accompanying drawings. Of course, the present invention can be implemented in many different ways, and is not limited to the content described in this specification. What is disclosed in the description below is quite complete and can fully express the spirit to be disclosed in the present invention.

附图说明Description of drawings

图1是传统技术中开口向下芯片封装方式的示意图。FIG. 1 is a schematic diagram of an open-down chip packaging method in the conventional technology.

图2是另一传统技术中具支撑物的开口向下芯片封装方式的示意图。FIG. 2 is a schematic diagram of another conventional technology of opening-down chip packaging with supports.

图3是本发明第一实施例中形成贴附有散热片结构的开口向下电路板的各层的示意图。FIG. 3 is a schematic view of various layers forming an opening-down circuit board attached with a heat sink structure in the first embodiment of the present invention.

图4是本发明另一实施例中散热片结构的示意图。Fig. 4 is a schematic diagram of the heat sink structure in another embodiment of the present invention.

图5是本发明另一实施例中形成具有如刀刃般锋利的突出连结部(sharped-edge connector)结构的示意图。FIG. 5 is a schematic diagram of forming a sharp-edge connector structure as sharp as a knife edge in another embodiment of the present invention.

图6是本发明另一实施例中形成具有多个热导薄板的散热片的开口向下电路板结构的示意图。FIG. 6 is a schematic diagram of an opening-down circuit board structure formed with heat sinks having a plurality of thermally conductive thin plates in another embodiment of the present invention.

图7是本发明另一实施例中形成可供多芯片封装的具有散热片的开口向下电路板的示意图。7 is a schematic diagram of forming an open-down circuit board with heat sink for multi-chip packaging according to another embodiment of the present invention.

附图标号说明:1,30,32,101,201-基板;2,11,27,33,34-开口;3-阶层;4-基板第一表面;5-基板第二表面;6-第一热导薄板;7-第一热导薄板第一表面;8-第一热导薄板第二表面;9-黏着增强剂;10-第二热导薄板;12-第二热导薄板第一表面;13-第二热导薄板第二表面;14,15,29-黏着增强剂;16,19,31,36-粘合薄片;17,28,35-散热片结构;17a-保护层;18,18a,105-电导或/和热导层;20-具尖锐端的连结部;22-第一热导薄板;23-第二热导薄板;25-第一粘合薄片;26-热导薄板叠合物;100,200-封装装配构成;101,201-基板;102,204-凹陷处;103,205-散热片;104,206-粘合层;106,207-芯片;107,209-金线;108,210-封胶;109,211-连接脚;110,212-电路板;202-铜层;202a-铜层第一表面;202b-铜层第二表面;203,206,208-黏着层;205a-散热片第一表面;205b-散热片第二表面。Explanation of reference numerals: 1, 30, 32, 101, 201 - substrate; 2, 11, 27, 33, 34 - opening; 3 - layer; 4 - first surface of substrate; 5 - second surface of substrate; 6 - second 1. heat conduction thin plate; 7-the first surface of the first heat conduction thin plate; 8-the second surface of the first heat conduction thin plate; 9-adhesion enhancer; 10-the second heat conduction thin plate; 12-the first heat conduction thin plate Surface; 13-the second surface of the second heat conduction thin plate; 14,15,29-adhesion enhancer; 16,19,31,36-adhesive sheet; 17,28,35-heat sink structure; 17a-protective layer; 18, 18a, 105-conductive or/and thermally conductive layer; 20-joint portion with sharp ends; 22-first thermally conductive sheet; 23-second thermally conductive sheet; 25-first adhesive sheet; 26-thermally conductive Thin plate laminate; 100, 200-package assembly structure; 101, 201-substrate; 102, 204-depression; 103, 205-heat sink; 104, 206-adhesive layer; 106, 207-chip; -gold wire; 108,210-seal glue; 109,211-connection pin; 110,212-circuit board; 202-copper layer; 202a-copper layer first surface; 202b-copper layer second surface; 203,206, 208—adhesive layer; 205a—the first surface of the heat sink; 205b—the second surface of the heat sink.

具体实施方式Detailed ways

本发明是一种具支撑效果的坚固散热片应用于芯片封装基板的方法,特别是有关于在方法上消除翘曲及扭曲现象的散热型集成电路开口向下的芯片封装方法。同时,此封装亦可保有良好散热的效果。然而,本发明的图示仅为简单说明,并非依实际尺度描绘,亦即未反映出芯片载体结构中,各层次的实际尺寸与特色。The invention relates to a method for applying a solid heat sink with a supporting effect to a chip packaging substrate, in particular to a chip packaging method for a heat-dissipating integrated circuit with the opening facing down that eliminates warping and twisting in the method. At the same time, this package can also maintain a good heat dissipation effect. However, the illustrations of the present invention are only for simple illustration, and are not drawn according to the actual scale, that is, they do not reflect the actual size and characteristics of each layer in the chip carrier structure.

请参见图3,为本发明第一实施例。首先提供一芯片塑料载体基板1,该基板1包含一开口2与若干阶层3。该基板1可包含有如传统的以有机绝缘层隔开的布线电路层、通孔(through-holes)、导通孔(conductive through-holes)或介层孔(via)等;阶层3表面的电极(或称粘合指,bonding finger)与保护层;阶层第一表面4上的电极(或称焊垫,landing pad)、屏障(dam)与保护覆层;第二表面5上的焊垫与保护覆层等。第一热导薄板(thermally conductivesheet)6(或称散热片),该第一热导薄板6可为铜或铜合金薄板,石墨纤维填充的铜或铜合金、石墨纤维填充的铝或铝合金、碳化硅颗粒填充的铜或铜合金、碳化硅颗粒填充的铝或铝合金等,并可在其第一表面7与第二表面8都进行化学或物理粗化(roughen)步骤。该第一表面7系形成有一黏着增强剂9(adhesion promoter),较佳为一氧化层或耦合剂(coupling agent),以增加其黏着性。该耦合剂可包含硅烷耦合剂(silane)、钛耦合剂、钴耦合剂或铝耦合剂等。第二热导薄板10(或称内层热导薄板),其设有一开口11穿透其中,同样地,该第二热导薄板10可为铜或铜合金薄板,石墨纤维填充的铜或铜合金、石墨纤维填充的铝或铝合金、碳化硅颗粒填充的铜或铜合金、碳化硅颗粒填充的铝或铝合金等,并可在其第一表面12与第二表面13都进行化学或物理粗化步骤,且该第一表面12与第二表面13都形成有黏着增强剂14及15。然而,所述的黏着增强剂并不只限定为本发明所述的氧化层或耦合剂。该第一热导薄板6的第一表面7与第二热导薄板10的第二表面13借助一粘合薄片16相贴合。所述的粘合薄片16较佳为纤维强化树脂,如预浸材(prepreg)等。藉由热压步骤,包含第一热导薄板6与第二热导薄板10的坚固的散热片17(stiffheat spreader element)于是完成。在粘合薄片16(预浸材)热压硬化之后,该散热片结构17即成为一坚固的三明治结构。热导或电导层18则可作为第一热导薄板6与第二热导薄板10的热性连结,以更增进散热效果。此外,第一热导薄板6及第二热导薄板10可配置为相等厚度,此对称性三明治结构,可得最佳防止翘曲及扭曲效果。Please refer to FIG. 3 , which is the first embodiment of the present invention. Firstly, a chip plastic carrier substrate 1 is provided, and the substrate 1 includes an opening 2 and several layers 3 . The substrate 1 may include conventional wiring circuit layers, through-holes, conductive through-holes, or vias separated by an organic insulating layer; electrodes on the surface of the layer 3 (or bonding finger, bonding finger) and protective layer; electrodes (or welding pads, landing pads), barrier (dam) and protective coating on the first surface 4 of the layer; welding pads on the second surface 5 and protective cladding etc. The first thermally conductive sheet (thermally conductivesheet) 6 (or heat sink), the first thermally conductive sheet 6 can be a copper or copper alloy sheet, graphite fiber filled copper or copper alloy, graphite fiber filled aluminum or aluminum alloy, Copper or copper alloy filled with silicon carbide particles, aluminum or aluminum alloy filled with silicon carbide particles, etc., can be chemically or physically roughened on both the first surface 7 and the second surface 8 . The first surface 7 is formed with an adhesion promoter 9 (adhesion promoter), preferably an oxide layer or a coupling agent (coupling agent), to increase its adhesion. The coupling agent may include silane coupling agent (silane), titanium coupling agent, cobalt coupling agent or aluminum coupling agent and the like. The second heat conduction thin plate 10 (or claim inner layer heat conduction thin plate), it is provided with an opening 11 to penetrate wherein, similarly, this second heat conduction thin plate 10 can be copper or copper alloy thin plate, the copper or copper that graphite fiber fills alloy, graphite fiber-filled aluminum or aluminum alloy, silicon carbide particle-filled copper or copper alloy, silicon carbide particle-filled aluminum or aluminum alloy, etc., and can be chemically or physically roughening step, and the first surface 12 and the second surface 13 are formed with adhesion enhancers 14 and 15 . However, the adhesion enhancer is not limited to the oxide layer or coupling agent described in the present invention. The first surface 7 of the first heat conducting thin plate 6 is attached to the second surface 13 of the second heat conducting thin plate 10 via an adhesive sheet 16 . The adhesive sheet 16 is preferably fiber-reinforced resin, such as prepreg. Through the heat-pressing step, a stiff heat spreader element 17 comprising the first heat-conducting thin plate 6 and the second heat-conducting thin plate 10 is then completed. After the bonding sheet 16 (prepreg) is cured by hot pressing, the heat sink structure 17 becomes a solid sandwich structure. The thermally conductive or electrically conductive layer 18 can be used as a thermal connection between the first thermally conductive thin plate 6 and the second thermally conductive thin plate 10 to further enhance the heat dissipation effect. In addition, the first thermally conductive thin plate 6 and the second thermally conductive thin plate 10 can be configured to have equal thicknesses, and this symmetrical sandwich structure can obtain the best effect of preventing warping and twisting.

另一实施方式如图4所示,其中一热导或电导层18a,可为薄铜或铜合金层等,可形成于散热片结构17的下侧表面。当然,在形成热导或电导层18或18a之前,可先对散热片结构17的下侧表面进行酸清洗或等离子体清洗(plasmacleaning)等步骤。在第一热导薄板6的第二表面8可形成有保护层(图中未示出),如镍、金或导热颗粒填充的环氧树脂(epoxy resin)、钻石膜或类钻石碳膜等,且在形成保护层之前,该第一热导薄板6之第二表面8可先进行物理或化学粗化。第二粘合薄片19设在第二热导薄板10的第一表面12与基板1的第二表面5之间。经压合步骤,在所述第二粘合薄片19以加热或辐射等方式硬化之后,散热片结构17便与基板1的第二表面5粘合。在经过侧壁电镀、芯片设置、打金线、填充封胶及外层末端连脚设置等一般传统方法之后,如图2所示的开口向下芯片封装装配构成200便能以此方式形成。Another embodiment is shown in FIG. 4 , wherein a thermal or electrical conductive layer 18 a can be a thin copper or copper alloy layer, etc., and can be formed on the lower surface of the heat sink structure 17 . Of course, before forming the thermal or electrical conductive layer 18 or 18a, steps such as acid cleaning or plasma cleaning (plasmacleaning) may be performed on the lower surface of the heat sink structure 17 first. A protective layer (not shown) can be formed on the second surface 8 of the first thermally conductive thin plate 6, such as nickel, gold or thermally conductive particle-filled epoxy resin (epoxy resin), diamond film or diamond-like carbon film, etc. , and before forming the protective layer, the second surface 8 of the first thermally conductive thin plate 6 can be roughened physically or chemically. The second adhesive sheet 19 is disposed between the first surface 12 of the second heat conducting sheet 10 and the second surface 5 of the substrate 1 . After the pressing step, the heat sink structure 17 is bonded to the second surface 5 of the substrate 1 after the second adhesive sheet 19 is hardened by heating or radiation. After general conventional methods such as sidewall plating, chip placement, gold wiring, filling and sealing, and outer layer terminal pin placement, the open-down chip package assembly structure 200 shown in FIG. 2 can be formed in this way.

依据本发明所提出的方法,如图4所示,热或电导层18a已将第一热导薄板6与第二热导薄板10进行热传连接,可进一步提升散热效果;但美国专利US6,034,427及US 6,060,778所提出方法,并无法获得此项提升散热效果的优点,因其先接合一热导薄板与一电路板,而非如本发明所提出的方法,将两个或以上热导薄板先进行接合,接着才与一电路板接合。According to the method proposed by the present invention, as shown in FIG. 4, the heat or electrical conduction layer 18a has connected the first heat conduction thin plate 6 and the second heat conduction thin plate 10 by heat transfer, which can further improve the heat dissipation effect; but US Patent No. 6, The method proposed in 034,427 and US 6,060,778 cannot obtain the advantage of improving the heat dissipation effect, because it first joins a heat conduction thin plate and a circuit board, rather than the method proposed by the present invention, two or more heat conduction thin plates Bonding is performed first, followed by bonding to a circuit board.

所述的芯片载体塑料基板1可为一单层或多层基板,所述基板系由介电材质(为形成绝缘层之用)与导电材质交互重叠组成,所述的介电材质可为有机材料、纤维强化(fiber-reinforced)的有机材料或粒状物强化(particle-reinforced)的有机材料所组成,如环氧树脂、聚酰亚胺(polyimide)、双顺丁烯二酸酰亚胺/三嗪(bismaleimide triazine)、氰酯类(cyanate ester)、聚苯并环丁烯(polybenzocyclobutene)或其玻璃纤维组成物。该塑料芯片载体基板1最好在与散热片结构17粘合之前先行完成,以使得导通孔能够穿越形成于基板1,而形成开口向下芯片封装装配结构。以本发明来说,当基板1与散热片结构17粘合时,由于基板已事先固化成形,因此形成基板1期间的固化收缩(cure shrinkage)动作将不会产生任何的翘曲或扭曲现象。The chip carrier plastic substrate 1 can be a single-layer or multi-layer substrate, and the substrate is composed of a dielectric material (for forming an insulating layer) and a conductive material alternately overlapping, and the dielectric material can be organic Materials, fiber-reinforced organic materials or particle-reinforced organic materials, such as epoxy resin, polyimide, bismaleimide/ Triazine (bismaleimide triazine), cyanate ester (cyanate ester), polybenzocyclobutene (polybenzocyclobutene) or its glass fiber composition. The plastic chip carrier substrate 1 is preferably completed before being bonded with the heat sink structure 17, so that via holes can be formed through the substrate 1 to form an opening-down chip package assembly structure. According to the present invention, when the substrate 1 and the heat sink structure 17 are bonded, since the substrate has been cured and shaped in advance, the cure shrinkage during the formation of the substrate 1 will not cause any warping or twisting.

请再参阅图1,散热片103通常为铜或铜合金材质。众所周知,当实际操作温度在300-400℃间时,铜薄板会有软化现象。因此如果散热片103的铜厚度太薄,低于0.5mm时,则在制造所述塑料基板芯片封装装配构成100中的散热片103时,将因散热片103容易变形而难以控制,造成方法上极大困扰。因此该铜制散热片103的厚度至少应选择在0.5mm以上为佳。然而,若有需要薄散热片103(厚度薄于0.5mm)时,则一向以具较高机械强度的铜合金来形成散热片103为佳,较佳者为厚度0.1mm以上。该铜合金的添加合金成分比例应占总铜合金重量的5%以下,如C194或C305铜合金;较佳者,其添加合金成分比例应占总铜合金重量的0.5%以下,如C151铜合金,因添加较高的合金成分将使得铜合金具有较低的热导性(thermally conductivity)。在此须注意的是,本发明所述的“铜”是指难以避免合金成分含量在重量比例0.1%以下的铜合金。Please refer to FIG. 1 again, the heat sink 103 is usually made of copper or copper alloy. It is well known that when the actual operating temperature is between 300-400°C, the copper sheet will soften. Therefore, if the copper thickness of the heat sink 103 is too thin, less than 0.5mm, when the heat sink 103 in the plastic substrate chip package assembly structure 100 is manufactured, it will be difficult to control because the heat sink 103 is easily deformed, resulting in a method Great trouble. Therefore, the thickness of the copper heat sink 103 should be at least 0.5 mm. However, if a thin heat sink 103 (thinner than 0.5 mm in thickness) is required, it is always better to form the heat sink 103 with a copper alloy with higher mechanical strength, preferably with a thickness of 0.1 mm or more. The proportion of added alloy components of the copper alloy should account for less than 5% of the total copper alloy weight, such as C194 or C305 copper alloy; preferably, the proportion of added alloy components should account for less than 0.5% of the total copper alloy weight, such as C151 copper alloy , because the addition of a higher alloy composition will make the copper alloy have lower thermal conductivity (thermally conductivity). It should be noted here that the "copper" mentioned in the present invention refers to a copper alloy whose alloy component content is unavoidably below 0.1% by weight.

然而,当应用本发明的三明治型散热片结构17时,即可解除铜散热片的厚度需在0.5mm以上的限制。举例来说,厚度皆为0.254mm的第一热导薄板6与第二热导薄板10即可以预浸材结合形成散热片17,其对形成封装装配构成200来说,已具足够之硬度与厚度,而可克服形成芯片载体方法中的翘曲现象;此时,在第一热导薄板6与第二热导薄板10之间的粘合层16,亦可由两个或以上之预浸材所组成,更可增加散热片结构的机械强度。较佳者,该第一热导薄板6与第二热导薄板10系可具有相同的厚度,对消除形成芯片载体方法中的翘曲现象,将具有最佳效果。However, when the sandwich-type heat sink structure 17 of the present invention is applied, the restriction that the thickness of the copper heat sink needs to be above 0.5 mm can be removed. For example, the first heat conduction thin plate 6 and the second heat conduction thin plate 10 with a thickness of 0.254mm can be combined with a prepreg material to form a heat sink 17, which has sufficient hardness and strength for forming the package assembly structure 200. Thickness can overcome the warping phenomenon in the method of forming the chip carrier; at this time, the adhesive layer 16 between the first thermally conductive sheet 6 and the second thermally conductive sheet 10 can also be made of two or more prepregs The composition can further increase the mechanical strength of the heat sink structure. Preferably, the first thermally conductive thin plate 6 and the second thermally conductive thin plate 10 have the same thickness, which will have the best effect on eliminating the warping phenomenon in the method of forming the chip carrier.

为使散热片结构17能完全的防止环境侵蚀,在散热片17四周的侧壁可覆上一保护层17a,如镍、金、导热颗粒填充的环氧树脂、钻石膜、类钻石碳膜等。当保护层17a覆在散热片17的四周侧壁时,因表面积增加,亦可同时提升散热效果。In order to make the heat sink structure 17 completely prevent environmental erosion, a protective layer 17a can be covered on the side walls around the heat sink 17, such as nickel, gold, epoxy resin filled with thermally conductive particles, diamond film, diamond-like carbon film, etc. . When the protective layer 17a covers the surrounding sidewalls of the heat sink 17, the heat dissipation effect can also be improved at the same time due to the increased surface area.

在本发明实施例中,所述的粘合薄片19由一黏着层或叠合多黏着层所组成。该黏着层例如一种黏着材质、小薄片填充(flake-filled)的黏着材、短纤维填充(fiber-filled)的黏着材或粒状物填充(particle-filled)的黏着材。而因编织纤维未填充于所述的黏着材料中,所以本发明的黏着层也就非为预浸材。该黏着层可为(1)树脂,例如环氧树脂、聚酰亚胺树脂(polyimide resin)、聚氨酯(polyurethane)或丙烯酸树脂(acrylic)等;(2)共聚物(copolymer),如环氧-丙烯酸树脂(epoxy-acrylic resin)、环氧-丁二烯树脂(epoxy-butadieneresin)或环氧-氨基甲酸酯树脂(epoxy-urethane)等;(3)聚合物混炼物,如环氧树脂/卤化聚羟苯乙烯树脂混炼物(epoxy resin/halogenatedpolyhydroxystyrene blend)或环氧树脂/酚树脂混炼物(epoxy resin/phenolic resinblend)等。所述的有机材料更可以经卤素、硅氧烷树脂(silicone)或亚磷酸盐(phosphite)等加以改性。所述的短纤维(short fiber)以金属、有机或无机材料所制成,如钨短纤维、芳族聚酰胺(aramid)短纤维或玻璃短纤维等,可填入所述的有机材料以增加机械强度并减低黏着层的热膨胀系数。为达同一目的,小薄片(flake)或粒状物可添加于有机材料,小薄片可如银薄板或石墨薄片(graphite),而粒状物如硅石颗粒(silica particles)、硫酸钡颗粒、黏土(clay)、碳酸钙、milamine particles、聚苯乙烯(polystyrene)、铜颗粒或银颗粒等。所述的黏着层亦可包含其它添加物,如化学催化剂、抗氧化剂、流变剂(reological agent)、耦合剂或着色剂(color agent)等。In the embodiment of the present invention, the adhesive sheet 19 is composed of one adhesive layer or laminated multiple adhesive layers. The adhesive layer is, for example, an adhesive material, a flake-filled adhesive, a fiber-filled adhesive or a particle-filled adhesive. Since the braided fibers are not filled in the adhesive material, the adhesive layer of the present invention is not a prepreg. The adhesive layer can be (1) resin, such as epoxy resin, polyimide resin (polyimide resin), polyurethane (polyurethane) or acrylic resin (acrylic), etc.; (2) copolymer (copolymer), such as epoxy- Acrylic resin (epoxy-acrylic resin), epoxy-butadiene resin (epoxy-butadieneresin) or epoxy-urethane resin (epoxy-urethane), etc.; (3) polymer compound, such as epoxy resin / Halogenated polyhydroxystyrene resin blend (epoxy resin/halogenated polyhydroxystyrene blend) or epoxy resin/phenol resin blend (epoxy resin/phenol resin blend), etc. The organic material can be modified by halogen, silicone or phosphite. Described short fiber (short fiber) is made with metal, organic or inorganic material, as tungsten short fiber, aromatic polyamide (aramid) short fiber or glass short fiber etc., can fill described organic material to increase Mechanical strength and reduce the coefficient of thermal expansion of the adhesive layer. For the same purpose, small flakes or particles can be added to organic materials, such as silver flakes or graphite flakes (graphite), and granular materials such as silica particles, barium sulfate particles, clay ), calcium carbonate, milamine particles, polystyrene (polystyrene), copper particles or silver particles, etc. The adhesive layer may also contain other additives, such as chemical catalysts, antioxidants, rheological agents, coupling agents, or color agents.

所述黏着材的选择对于减低制造开口向下芯片载体时的翘曲或扭曲现象非常重要。现今业界中,黏着材主要是以热固型(thermalsetting)树脂为主流。典型的热固型树脂是在较高的温度中固化,室温中冷却。因此,较佳者,黏着层材料为足够柔软(亦即具低机械系数,mechanical modulus),材料可以扩张变形以补偿在固化步骤中的固化收缩。正常来说,降低黏着层的热膨胀系数(CTE),及加工前部分固化该热固型树脂,将有助于得到低翘曲的良好粘合效果。但实质上具高机械系数的预浸材对开口向下芯片载体来说,却难以提供良好的粘合效果。为达到良好的粘合效果,太高填充材的装载而具较高机械性质,或太低填充材的装载以提供较高的热膨胀系数的情形都须避免。此外,黏着层的热膨胀系数最好在150ppm/℃以下,较佳者在100ppm/℃以下,而50ppm/℃为最佳。The selection of the adhesive material is very important to reduce warping or twisting during the manufacture of the chip carrier with the opening facing downward. In today's industry, adhesive materials are mainly based on thermosetting resins. Typical thermosetting resins are cured at higher temperatures and cooled at room temperature. Therefore, preferably, the material of the adhesive layer is soft enough (that is, has a low mechanical modulus), and the material can expand and deform to compensate for curing shrinkage during the curing step. Normally, reducing the coefficient of thermal expansion (CTE) of the adhesive layer and partially curing the thermosetting resin before processing will help to obtain good adhesion with low warpage. However, prepreg materials with substantially high mechanical coefficients are difficult to provide good adhesion to chip carriers with openings facing downward. To achieve good adhesion, too high a filler loading to provide higher mechanical properties, or too low a filler loading to provide a higher coefficient of thermal expansion must be avoided. In addition, the coefficient of thermal expansion of the adhesive layer is preferably below 150 ppm/°C, more preferably below 100 ppm/°C, and most preferably 50 ppm/°C.

在本发明的较佳实施例,所述的第一粘合薄片16与第二粘合薄片19并不限定于任何形状或结构。In a preferred embodiment of the present invention, the first adhesive sheet 16 and the second adhesive sheet 19 are not limited to any shape or structure.

在本发明的另一较佳实施例,散热片结构可设有如刀刃般锋利的突出连结部(sharped-edge connector)。如图5所示,若干刀刃锋利般的连结部20形成于第二热导薄板10的第一表面12上,且该第一表面12亦覆有黏着增强剂14,如氧化层或耦合剂等。以热压方式,借着粘合薄片19,将三明治型散热片结构17与基板1接合。同时,各若干刀刃般锋利的连结部20亦穿透粘合薄片19,而与基板1的第二表面5上预定的接触垫(contact pad)(图中未示)连结。当然,接合前亦可将粘合薄片19以激光钻孔或机械钻孔方式先行在连结位置进行钻孔,则将更有助于连结部20穿透粘合薄片19而与预定接触垫连结。而所述的各若干刀刃般锋利的连结部20为电导性或热导性,且可为任何形状与结构。此种类型的连结可使散热片结构17参与扮演如“接地”的角色,并提供一热传导途径,可传导芯片内部所产生的热能。如此,可增进所述塑料基板开口向下芯片载体的导热导电性。In another preferred embodiment of the present invention, the heat sink structure may be provided with a sharp-edge connector that is as sharp as a knife edge. As shown in FIG. 5 , several sharp-edged connecting portions 20 are formed on the first surface 12 of the second thermally conductive thin plate 10, and the first surface 12 is also covered with an adhesion enhancer 14, such as an oxide layer or coupling agent, etc. . The sandwich-type heat sink structure 17 is bonded to the substrate 1 by means of thermal pressing through the adhesive sheet 19 . At the same time, each of several knife-edge-sharp connecting portions 20 also penetrates the adhesive sheet 19 and connects with predetermined contact pads (contact pads) (not shown) on the second surface 5 of the substrate 1 . Of course, the adhesive sheet 19 can also be drilled at the connecting position by laser drilling or mechanical drilling before bonding, which will be more helpful for the connecting portion 20 to penetrate the adhesive sheet 19 and connect with the predetermined contact pad. Each of the plurality of knife-edge-sharp connecting portions 20 is electrically conductive or thermally conductive, and can be in any shape and structure. This type of connection enables the heat sink structure 17 to participate in the role of "grounding" and provide a heat conduction path to conduct heat generated inside the chip. In this way, the thermal and electrical conductivity of the opening of the plastic substrate to the chip carrier can be improved.

在本发明的另一较佳实施例中,散热片结构可使用两个或更多的热导薄板。如图6所示,第二热导薄板23利用第一粘合薄片25与另一第二热导薄板23贴合,而形成热导薄板叠合物26,该热导薄板26并具有可容置芯片的开口27,热导薄板叠合物26藉另一第一粘合薄板25与第一热导薄板22结合,以形成散热片结构28。黏着增强剂29,如氧化层或耦合剂,可形成于各热导薄板22、23的外侧表面以增加其黏着性。该散热片结构28可借着第二粘合薄片31与塑料电路基板30结合,而形成开口向下的塑料芯片载体。其中第一粘合薄片25为预浸材,而第二粘合薄片31为单层黏着层或叠合多层黏着层所组成,该黏着层可为一种黏着材、小薄片填充的黏着材、纤维填充的黏着材或粒状填充的黏着材。In another preferred embodiment of the present invention, the heat sink structure can use two or more heat conducting thin plates. As shown in Figure 6, the second heat conduction thin plate 23 utilizes the first adhesive sheet 25 to bond with another second heat conduction thin plate 23 to form a heat conduction thin plate composite 26, and the heat conduction thin plate 26 has a capacity The opening 27 of the chip is placed, and the heat conduction sheet laminate 26 is combined with the first heat conduction sheet 22 by another first adhesive sheet 25 to form a heat sink structure 28 . Adhesion enhancer 29 , such as oxide layer or coupling agent, can be formed on the outer surface of each thermal conductive thin plate 22 , 23 to increase its adhesiveness. The heat sink structure 28 can be combined with the plastic circuit substrate 30 through the second adhesive sheet 31 to form a plastic chip carrier with an opening downward. Wherein the first adhesive sheet 25 is a prepreg material, and the second adhesive sheet 31 is composed of a single-layer adhesive layer or a laminated multi-layer adhesive layer. The adhesive layer can be an adhesive material or an adhesive material filled with small flakes. , fiber-filled adhesive or granular-filled adhesive.

在本发明的另一较佳实施例中,所述的芯片载体并不限定于单芯片或多芯片封装。其中一典型的多芯片封装方式如图7所示,一电路基板32包含两开口33,34,各开口皆可装置一芯片。以热压方式,借助着粘合薄片36,将散热片结构35与电路基板32接合,以制成多芯片载体。In another preferred embodiment of the present invention, the chip carrier is not limited to single-chip or multi-chip packages. A typical multi-chip packaging method is shown in FIG. 7 , a circuit substrate 32 includes two openings 33 , 34 , and each opening can accommodate a chip. The heat sink structure 35 is bonded to the circuit substrate 32 by means of an adhesive sheet 36 in a thermocompression manner to form a multi-chip carrier.

在本发明的较佳实施例中,所述的芯片载体在业界批量生产时,可以借助粘合薄片而将三明治型散热片嵌板(panel)接合在电路基板嵌板上。而所述嵌板可为任何形状或结构,如细长片(strip)等。In a preferred embodiment of the present invention, when the chip carrier is mass-produced in the industry, the sandwich-type heat sink panel can be bonded to the circuit substrate panel by means of an adhesive sheet. The panels can be of any shape or structure, such as strips and the like.

在本发明的较佳实施例中,所述的芯片载体并不限定于半导体芯片封装,然亦可应用于其它芯片型态(chip type)的电子组件、光组件或光电组件等,例如电阻(resistor)、振荡器(oscillators)、激光发光二极管(laser diodes)、光感应器(optical sensors)及热感应器(thermal sensors)等。In a preferred embodiment of the present invention, the chip carrier is not limited to semiconductor chip packaging, but can also be applied to electronic components, optical components or optoelectronic components of other chip types, such as resistors ( resistor), oscillators, laser diodes, optical sensors and thermal sensors, etc.

综上所述,本发明揭露了一种具有支撑效果的散热片应用于芯片封装基板的方法,可在方法上消除翘曲或扭曲现象,并提供电路层间的良好黏着性、高抗热性及良好可靠度的方法。To sum up, the present invention discloses a method of applying a heat sink with a supporting effect to a chip packaging substrate, which can eliminate warping or twisting in the method, and provide good adhesion and high heat resistance between circuit layers and a method with good reliability.

当然,以上所述仅为本发明电路基板的结构与方法较佳实施例,并非用以限制本发明。任何本领域的普通技术人员在不违背本发明精神所做的修改,均应属于本发明的范围,因此本发明的保护范围当以权利要求书列为依据。Of course, the above descriptions are only preferred embodiments of the structure and method of the circuit substrate of the present invention, and are not intended to limit the present invention. Any modifications made by those skilled in the art without violating the spirit of the present invention shall belong to the scope of the present invention, so the scope of protection of the present invention shall be based on the claims.

Claims (14)

1, a kind of fin with support effect is applied to the chip package base plate method, may further comprise the steps:
(a) provide the plastic circuit substrate with opposite first and second surface, this circuit substrate includes at least more than one can be for the opening that loads chip;
(b) provide the first thermal conductance thin plate with opposite first and second surface;
(c) provide the second thermal conductance thin plate with opposite first and second surface, this second thermal conductance thin plate includes at least more than one can be for the opening that loads chip;
(d) with first adhesive sheet first surface of the described first thermal conductance thin plate and the second surface of the second thermal conductance thin plate are connected, this first adhesive sheet is made up of the preimpregnation material of fiber-reinforced resin;
(e) be selected from the second made adhesive sheet of not strengthening of the non-preimpregnation adhesive layer of the mixing thing of fluoropolymer resin, copolymer resin, polymer with one deck at least, the first surface of the described second thermal conductance thin plate and the second surface of circuit substrate are connected with braided fiber.
2, the fin with support effect as claimed in claim 1 is applied to the chip package base plate method, and the wherein said first thermal conductance thin plate or the second thermal conductance thin plate are metal material.
3, the fin with support effect as claimed in claim 1 is applied to the chip package base plate method, and the wherein said first thermal conductance thin plate is the metal material of fibre strengthening or particle strengthening.
4, the fin with support effect as claimed in claim 1 is applied to the chip package base plate method, and the wherein said second thermal conductance thin plate is the metal material of fibre strengthening or particle strengthening.
5, the fin with support effect as claimed in claim 1 is applied to the chip package base plate method, and wherein said first adhesive sheet is superimposed by single or multiple lift preimpregnation material.
6, the fin with support effect as claimed in claim 1 is applied to the chip package base plate method, and wherein this second adhesive sheet is made up of the single or multiple lift adhesion layer.
7, the fin with support effect as claimed in claim 6 is applied to the chip package base plate method, and wherein this adhesion layer is the material of sticking together that short fiber is filled, thin slice is filled or shot-like particle is filled.
8, a kind of fin with support effect is applied to the chip package base plate method, may further comprise the steps:
(a) provide the plastic circuit substrate with opposite first and second surface, this circuit substrate also can include the opening that at least more than one can supply to load chip;
(b) provide a thermal conductance thin plate with opposite first and second surface;
(c) provide the thermal conductance sheet pack compound with opposite first and second surface, this thermal conductance sheet pack compound also can include the opening that at least more than one can supply to load chip;
(d) with first adhesive sheet first surface of described thermal conductance thin plate and the second surface of described thermal conductance sheet pack compound are connected, this first adhesive sheet is made up of the preimpregnation material of fiber-reinforced resin;
(e) being selected from the second made adhesive sheet of not strengthening with braided fiber of the non-preimpregnation adhesive layer of the mixing thing of fluoropolymer resin, copolymer resin, polymer with one deck at least is connected the first surface of described thermal conductance sheet pack compound and the second surface of circuit substrate.
9, the fin with support effect as claimed in claim 8 is applied to the chip package base plate method, and the wherein said thermal conductance thin plate system that coincides forms as the pressing of adhesion layer institute with first adhesive sheet at least two above thermal conduction plates.
10, the fin with support effect as claimed in claim 8 is applied to the chip package base plate method, and wherein said thermal conductance thin plate is a metal material.
11, the fin with support effect as claimed in claim 8 is applied to the chip package base plate method, and wherein said thermal conductance thin plate is the metal material of fibre strengthening or particle strengthening.
12, the fin with support effect as claimed in claim 8 is applied to the chip package base plate method, and wherein said first adhesive sheet is superimposed by single or multiple lift preimpregnation material.
13, the fin with support effect as claimed in claim 8 is applied to the chip package base plate method, and wherein this second adhesive sheet is made up of the single or multiple lift adhesion layer.
14, the fin with support effect as claimed in claim 13 is applied to the chip package base plate method, and wherein this adhesion layer is the material of sticking together that short fiber is filled, thin slice is filled or shot-like particle is filled.
CN01134449.0A 2001-11-02 2001-11-02 Method for applying heat sink with supporting effect to chip packaging substrate Expired - Fee Related CN1187805C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN01134449.0A CN1187805C (en) 2001-11-02 2001-11-02 Method for applying heat sink with supporting effect to chip packaging substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN01134449.0A CN1187805C (en) 2001-11-02 2001-11-02 Method for applying heat sink with supporting effect to chip packaging substrate

Publications (2)

Publication Number Publication Date
CN1347140A CN1347140A (en) 2002-05-01
CN1187805C true CN1187805C (en) 2005-02-02

Family

ID=4672499

Family Applications (1)

Application Number Title Priority Date Filing Date
CN01134449.0A Expired - Fee Related CN1187805C (en) 2001-11-02 2001-11-02 Method for applying heat sink with supporting effect to chip packaging substrate

Country Status (1)

Country Link
CN (1) CN1187805C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101800204B (en) * 2009-02-11 2012-01-11 日月光半导体制造股份有限公司 Structure of semiconductor package with mold lock and its heat sink

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100388447C (en) * 2004-12-20 2008-05-14 全懋精密科技股份有限公司 Chip embedded substrate structure of semiconductor package and manufacturing method thereof
CN100485894C (en) * 2005-09-20 2009-05-06 全懋精密科技股份有限公司 Flip chip packaging method and flip chip packaging structure
KR100737162B1 (en) 2006-08-11 2007-07-06 동부일렉트로닉스 주식회사 Semiconductor device and manufacturing method
CN101459147B (en) * 2007-12-14 2011-04-20 三星电子株式会社 Heat radiation fin, encapsulation piece comprising the heat radiation fin and encapsulation method
TWI426584B (en) * 2010-12-22 2014-02-11 矽品精密工業股份有限公司 Semiconductor package and its manufacturing method
CN102664170B (en) * 2012-04-19 2015-06-17 日月光半导体制造股份有限公司 Semiconductor package structure and manufacturing method thereof
CN113539989B (en) * 2020-04-13 2023-07-21 烽火通信科技股份有限公司 Multi-chip heat dissipation packaging structure and packaging method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101800204B (en) * 2009-02-11 2012-01-11 日月光半导体制造股份有限公司 Structure of semiconductor package with mold lock and its heat sink

Also Published As

Publication number Publication date
CN1347140A (en) 2002-05-01

Similar Documents

Publication Publication Date Title
US6475327B2 (en) Attachment of a stiff heat spreader for fabricating a cavity down plastic chip carrier
TWI415228B (en) Semiconductor package structure, flip chip package, and method for forming semiconductor flip chip package
CN1148792C (en) Method for directly fixing heat radiator onto chip carrier by using flexible epoxy resin
KR100348098B1 (en) Semiconductor package and manufacturing method thereof
US5905299A (en) Thermally enhanced thin quad flatpack package
US7906857B1 (en) Molded integrated circuit package and method of forming a molded integrated circuit package
US20100020499A1 (en) Electronic chip module
US20080299300A1 (en) Method for providing near-hermetically coated, thermally protected integrated circuit assemblies
CN1596468A (en) Apparatus for increasing structural rigidity of semiconductor package
US6894229B1 (en) Mechanically enhanced package and method of making same
CN102456638A (en) Compliant heat spreader for flip chip packaging
JPH07297560A (en) Multilayer printed wiring board and its mounting structure
CN1187805C (en) Method for applying heat sink with supporting effect to chip packaging substrate
US6040631A (en) Method of improved cavity BGA circuit package
US20020124955A1 (en) Attachment of a heat spreader for fabricating a cavity down plastic chip carrier
US20040262746A1 (en) High-density chip scale package and method of manufacturing the same
CN101308827A (en) Heat dissipation type semiconductor package
JP2003078250A (en) Component built-in module and manufacturing method thereof
CN1347141A (en) Method for installing heat sink for manufacturing heat dissipation type integrated circuit chip plastic package
JP4115712B2 (en) Manufacturing method of chip package substrate having heat sink device having reinforcing effect
CN1209801C (en) Manufacturing method of cooling plate with function of ground reference potential used in plastic packaging of heat-dissipating chips
JP2003243588A (en) How to attach a heat sink to a cavity-down plastic chip carrier
CN2570981Y (en) Flip chip package structure
KR100696050B1 (en) Attachment method of rigid heat spreader for manufacturing cavity down plastic chip carrier
CN101752264B (en) Heat dissipation type semiconductor package structure and its manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050202

Termination date: 20191102