[go: up one dir, main page]

CN117038803A - Sapphire substrate epitaxial wafer, preparation method thereof and LED - Google Patents

Sapphire substrate epitaxial wafer, preparation method thereof and LED Download PDF

Info

Publication number
CN117038803A
CN117038803A CN202311223818.5A CN202311223818A CN117038803A CN 117038803 A CN117038803 A CN 117038803A CN 202311223818 A CN202311223818 A CN 202311223818A CN 117038803 A CN117038803 A CN 117038803A
Authority
CN
China
Prior art keywords
layer
sapphire substrate
aln
interface layer
temperature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311223818.5A
Other languages
Chinese (zh)
Inventor
舒俊
程龙
高虹
郑文杰
印从飞
张彩霞
刘春杨
胡加辉
金从龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangxi Zhao Chi Semiconductor Co Ltd
Original Assignee
Jiangxi Zhao Chi Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangxi Zhao Chi Semiconductor Co Ltd filed Critical Jiangxi Zhao Chi Semiconductor Co Ltd
Priority to CN202311223818.5A priority Critical patent/CN117038803A/en
Publication of CN117038803A publication Critical patent/CN117038803A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0133Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
    • H10H20/01335Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/815Bodies having stress relaxation structures, e.g. buffer layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/822Materials of the light-emitting regions
    • H10H20/824Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
    • H10H20/825Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN

Landscapes

  • Led Devices (AREA)

Abstract

本发明涉及半导体技术领域,具体公开一种蓝宝石衬底外延片及其制备方法、LED,该制备方法,包括:提供蓝宝石衬底;在所述蓝宝石衬底上沉积复合缓冲层;在所述复合缓冲层上沉积外延层;所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。本发明通过设置由多个材料层共同配合形成的复合缓冲层,有效提高外延材料的晶体质量,减少位错缺陷,提升发光效率。

The invention relates to the field of semiconductor technology, and specifically discloses a sapphire substrate epitaxial wafer and a preparation method thereof, as well as an LED. The preparation method includes: providing a sapphire substrate; depositing a composite buffer layer on the sapphire substrate; An epitaxial layer is deposited on the buffer layer; the composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, and an Al pre-deposition layer that are sequentially deposited on the sapphire substrate. AlN transition interface layer and AlN layer. By arranging a composite buffer layer formed by multiple material layers, the present invention effectively improves the crystal quality of epitaxial materials, reduces dislocation defects, and improves luminous efficiency.

Description

蓝宝石衬底外延片及其制备方法、LEDSapphire substrate epitaxial wafer and preparation method thereof, LED

技术领域Technical field

本发明涉及半导体技术领域,尤其涉及一种蓝宝石衬底外延片及其制备方法、LED。The invention relates to the field of semiconductor technology, and in particular to a sapphire substrate epitaxial wafer and a preparation method thereof, and an LED.

背景技术Background technique

现有的氮化镓基发光二极管的外延片,通常采用异质衬底外延制备而成,其中,蓝宝石衬底由于生产技术成熟、稳定性较好等优点受到广泛应用。然而,蓝宝石衬底与氮化镓基外延材料之间存在较大的晶格失配和热失配,导致外延材料在生长过程中会受到较大的应力,且容易形成位错,产生缺陷,导致发光二极管的光效降低。Existing epitaxial wafers of gallium nitride-based light-emitting diodes are usually prepared by epitaxy on heterogeneous substrates. Among them, sapphire substrates are widely used due to their mature production technology and good stability. However, there is a large lattice mismatch and thermal mismatch between the sapphire substrate and the gallium nitride-based epitaxial material, which causes the epitaxial material to be subject to greater stress during the growth process and is prone to dislocations and defects. The light efficiency of the light-emitting diode is reduced.

发明内容Contents of the invention

本发明的目的在于针对已有的技术现状,提供一种蓝宝石衬底外延片及其制备方法、LED,本发明通过设置由多个材料层共同配合形成的复合缓冲层,有效提高外延材料的晶体质量,减少位错缺陷,提升发光效率。The object of the present invention is to provide a sapphire substrate epitaxial wafer and its preparation method and LED in view of the existing technical status. The present invention effectively improves the crystal quality of the epitaxial material by providing a composite buffer layer formed by the cooperation of multiple material layers. quality, reduce dislocation defects, and improve luminous efficiency.

为达到上述目的,本发明采用如下技术方案:In order to achieve the above objects, the present invention adopts the following technical solutions:

首先,本发明提供一种蓝宝石衬底外延片的制备方法,包括:First, the present invention provides a method for preparing a sapphire substrate epitaxial wafer, including:

提供蓝宝石衬底;Provide sapphire substrate;

在所述蓝宝石衬底上沉积复合缓冲层;depositing a composite buffer layer on the sapphire substrate;

在所述复合缓冲层上沉积外延层;deposit an epitaxial layer on the composite buffer layer;

所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。The composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, an Al pre-deposition layer, an AlN transition interface layer and an AlN layer that are sequentially deposited on the sapphire substrate. .

在一些实施例中,所述SiON界面层为经由所述SiO2图形层的表面进行氮化而形成。In some embodiments, the SiON interface layer is formed by nitriding the surface of the SiO 2 pattern layer.

在一些实施例中,所述SiON界面层的制备步骤如下:In some embodiments, the preparation steps of the SiON interface layer are as follows:

在沉积所述SiO2图形层之后,通入氨气,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为50torr~300torr。After depositing the SiO 2 pattern layer, ammonia gas is introduced to perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C to 1250°C and the pressure is 50torr to 300torr.

在一些实施例中,所述掺Si的AlN界面层的制备步骤如下:In some embodiments, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层上预铺铝,随后进行氮化处理。Aluminum is pre-paved on the Si 3 N 4 layer, and then nitrided.

在一些实施例中,所述掺Si的AlN界面层的制备步骤如下:In some embodiments, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔中通入TMAl气体,进行低温预铺铝,温度为750℃~1000℃,生长压力为50torr~200torr;After the Si 3 N 4 layer is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, TMAl gas is introduced into the reaction chamber, and low-temperature aluminum is pre-layed at a temperature of 750°C to 1000°C. , the growth pressure is 50torr~200torr;

预铺铝完毕后,以N2和H2作为载气,向反应腔内通入氨气及硅烷,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为100torr~300torr。After the pre-laying of aluminum is completed, use N 2 and H 2 as carrier gases, introduce ammonia and silane into the reaction chamber, and perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C ~ 1250°C and the pressure is 100torr ~ 300torr.

在一些实施例中,所述AlN过渡界面层为经由所述Al预沉积层的表面进行氮化而形成。In some embodiments, the AlN transition interface layer is formed by nitriding the surface of the Al pre-deposition layer.

在一些实施例中,所述AlN过渡界面层的制备步骤如下:In some embodiments, the preparation steps of the AlN transition interface layer are as follows:

在Al预沉积层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为850℃~1000℃,压力为100torr~300torr。After the Al pre-deposition layer is deposited, in the MOCVD chamber, N2 and H2 are used as carrier gases, and ammonia gas is introduced into the reaction chamber to perform low-temperature nitriding treatment. The temperature of the low-temperature nitriding treatment is 850 ℃ ~ 1000 ℃, pressure 100torr ~ 300torr.

在一些实施例中,所述SiO2图形层的厚度为1nm~10nm,所述Si3N4层的厚度为1nm~10nm,所述Al预沉积层的厚度为0.5nm~5nm,所述AlN层的厚度为5nm~50nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均小于1nm。In some embodiments, the thickness of the SiO 2 pattern layer is 1 nm to 10 nm, the thickness of the Si 3 N 4 layer is 1 nm to 10 nm, the thickness of the Al pre-deposition layer is 0.5 nm to 5 nm, and the AlN The thickness of the layer is 5 nm to 50 nm, and the thicknesses of the SiON interface layer, the Si-doped AlN interface layer and the AlN transition interface layer are all less than 1 nm.

其次,本发明提供一种蓝宝石衬底外延片,包括蓝宝石衬底,其特征在于,所述蓝宝石衬底上沿外延方向依次设有复合缓冲层及外延层,所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。Secondly, the present invention provides a sapphire substrate epitaxial wafer, including a sapphire substrate, characterized in that a composite buffer layer and an epitaxial layer are sequentially provided on the sapphire substrate along the epitaxial direction, and the composite buffer layer includes a composite buffer layer deposited in sequence on SiO 2 graphic layer, SiON interface layer, Si 3 N 4 layer, Si-doped AlN interface layer, Al pre-deposition layer, AlN transition interface layer and AlN layer on the sapphire substrate.

再者,本发明提供一种LED,包括由上述的蓝宝石衬底外延片的制备方法制得的外延片。Furthermore, the present invention provides an LED, including an epitaxial wafer prepared by the above-mentioned method for preparing an epitaxial wafer on a sapphire substrate.

本发明的有益效果在于:The beneficial effects of the present invention are:

本发明中,在蓝宝石衬底与外延层之间设置复合缓冲层,其中,蓝宝石衬底的晶格常数为SiO2的晶格常数为/>Si3N4的晶格常数为/>AlN的晶格常数为自SiO2图形层向AlN层形成了晶格常数、热膨胀系数渐变的缓冲层结构,由此减少各材料层之间的晶格失配和热失配,提高后续在缓冲层上生长的外延层的晶体质量,提升发光效率,此外,在高温热处理的过程中,SiO2图形层、Si3N4层及AlN层会对蓝宝石衬底形成拉应力,使得未生长外延层的外延片形成微上翘曲的结果,在后续的外延层生长过程中,这种微上翘曲结构会降低外延材料的张应力,使得蓝宝石衬底与MOCVD反应室中石墨载片接触更加充分,进而使得温度分布更加均匀,提升了外延片的良率、发光效率和波长均匀性。In the present invention, a composite buffer layer is provided between the sapphire substrate and the epitaxial layer, where the lattice constant of the sapphire substrate is The lattice constant of SiO 2 is/> The lattice constant of Si 3 N 4 is/> The lattice constant of AlN is A buffer layer structure with gradient lattice constants and thermal expansion coefficients is formed from the SiO 2 pattern layer to the AlN layer, thereby reducing the lattice mismatch and thermal mismatch between the material layers, and improving the subsequent growth of the epitaxial layer on the buffer layer. The crystal quality improves the luminous efficiency. In addition, during the high-temperature heat treatment process, the SiO 2 pattern layer, Si 3 N 4 layer and AlN layer will form tensile stress on the sapphire substrate, causing the epitaxial wafer without the epitaxial layer to form a micro-surface As a result of warping, during the subsequent epitaxial layer growth process, this micro-warping structure will reduce the tensile stress of the epitaxial material, making the sapphire substrate more fully in contact with the graphite carrier in the MOCVD reaction chamber, thus making the temperature distribution more precise. Uniform, improving the yield, luminous efficiency and wavelength uniformity of the epitaxial wafer.

附图说明Description of the drawings

图1为本发明的蓝宝石衬底外延片的制备方法的流程图。Figure 1 is a flow chart of a method for preparing a sapphire substrate epitaxial wafer of the present invention.

图2为本发明的蓝宝石衬底外延片的结构示意图。Figure 2 is a schematic structural diagram of the sapphire substrate epitaxial wafer of the present invention.

具体实施方式Detailed ways

为使本发明的目的、技术方案和优点更加清楚,下面对本发明作进一步地详细描述。In order to make the purpose, technical solutions and advantages of the present invention clearer, the present invention will be described in further detail below.

首先,参见图1及图2所示,本发明公开一种蓝宝石衬底外延片的制备方法,包括:First, referring to Figures 1 and 2, the present invention discloses a method for preparing a sapphire substrate epitaxial wafer, which includes:

S10.提供蓝宝石衬底1;S10. Provide sapphire substrate 1;

S20.在所述蓝宝石衬底1上沉积复合缓冲层2;S20. Deposit composite buffer layer 2 on the sapphire substrate 1;

S30.在所述复合缓冲层2上沉积外延层3;S30. Deposit epitaxial layer 3 on the composite buffer layer 2;

所述复合缓冲层2包括依次沉积于所述蓝宝石衬底1上的SiO2图形层21、SiON界面层22、Si3N4层23、掺Si的AlN界面层24、Al预沉积层25、AlN过渡界面层26及AlN层27。The composite buffer layer 2 includes a SiO 2 pattern layer 21, a SiON interface layer 22, a Si 3 N 4 layer 23, a Si-doped AlN interface layer 24, and an Al pre-deposition layer 25, which are sequentially deposited on the sapphire substrate 1. AlN transition interface layer 26 and AlN layer 27.

本发明中,在蓝宝石衬底1与外延层3之间设置复合缓冲层2,其中,蓝宝石衬底1的晶格常数为SiO2的晶格常数为/>Si3N4的晶格常数为/>AlN的晶格常数为/>自SiO2图形层21向AlN层27形成了晶格常数、热膨胀系数渐变的缓冲层结构,由此减少各材料层之间的晶格失配和热失配,提高后续在缓冲层上生长的外延层3的晶体质量,提升发光效率,此外,在高温热处理的过程中,SiO2图形层21、Si3N4层23及AlN层27会对蓝宝石衬底1形成拉应力,使得未生长外延层3的外延片形成微上翘曲的结果,在后续的外延层3生长过程中,这种微上翘曲结构会降低外延材料的张应力,使得蓝宝石衬底1与MOCVD反应室中石墨载片接触更加充分,进而使得温度分布更加均匀,提升了外延片的良率、发光效率和波长均匀性。In the present invention, a composite buffer layer 2 is provided between the sapphire substrate 1 and the epitaxial layer 3, where the lattice constant of the sapphire substrate 1 is The lattice constant of SiO 2 is/> The lattice constant of Si 3 N 4 is/> The lattice constant of AlN is/> A buffer layer structure with gradient lattice constants and thermal expansion coefficients is formed from the SiO 2 pattern layer 21 to the AlN layer 27, thereby reducing the lattice mismatch and thermal mismatch between the material layers, and improving the subsequent growth on the buffer layer. The crystal quality of the epitaxial layer 3 improves the luminous efficiency. In addition, during the high-temperature heat treatment process, the SiO 2 pattern layer 21, the Si 3 N 4 layer 23 and the AlN layer 27 will form tensile stress on the sapphire substrate 1, causing ungrown epitaxial The epitaxial wafer of layer 3 forms a micro-warping result. During the subsequent growth process of epitaxial layer 3, this micro-warping structure will reduce the tensile stress of the epitaxial material, causing the sapphire substrate 1 to contact the graphite carrier in the MOCVD reaction chamber. The wafer contact is more complete, which makes the temperature distribution more uniform and improves the yield, luminous efficiency and wavelength uniformity of the epitaxial wafer.

其中,所述SiON界面层22为经由所述SiO2图形层21的表面进行氮化而形成,形成的SiON界面层22与SiO2图形层21之间的晶格适配性更高,经由SiON界面层22降低SiO2图形层21与Si3N4层23之间的晶格失配和热失配。Wherein, the SiON interface layer 22 is formed by nitriding the surface of the SiO 2 graphic layer 21 , and the lattice adaptability between the formed SiON interface layer 22 and the SiO 2 graphic layer 21 is higher. The interface layer 22 reduces the lattice mismatch and thermal mismatch between the SiO 2 pattern layer 21 and the Si 3 N 4 layer 23.

其中,所述SiON界面层22的制备步骤如下:Wherein, the preparation steps of the SiON interface layer 22 are as follows:

在沉积所述SiO2图形层21之后,通入氨气,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为50torr~300torr,示例性的,高温氮化处理的温度为1050℃、1100℃、1150℃、1200℃或1250℃,但不限于此,示例性的,压力为50torr、100torr、150torr、200torr、250torr或300torr,但不限于此。After depositing the SiO 2 graphic layer 21, ammonia gas is introduced to perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C to 1250°C and the pressure is 50torr to 300torr. For example, the high-temperature nitriding treatment is The temperature is 1050°C, 1100°C, 1150°C, 1200°C or 1250°C, but is not limited thereto. Exemplarily, the pressure is 50torr, 100torr, 150torr, 200torr, 250torr or 300torr, but is not limited thereto.

其中,所述掺Si的AlN界面层24的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer 24 are as follows:

在所述Si3N4层23上预铺铝,随后进行氮化处理。Aluminum is pre-paved on the Si 3 N 4 layer 23 and then nitrided.

其中,所述掺Si的AlN界面层24的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer 24 are as follows:

在所述Si3N4层23沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔中通入TMAl气体,进行低温预铺铝,温度为750℃~1000℃,生长压力为50torr~200torr,示例性的,温度为750℃、800℃、850℃、900℃、950℃或1000℃,但不限于此,示例性的,生长压力为50torr、100torr、150torr或200torr,但不限于此;After the Si 3 N 4 layer 23 is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, TMAl gas is introduced into the reaction chamber, and low-temperature aluminum is pre-layed at a temperature of 750°C to 1000 ℃, the growth pressure is 50torr to 200torr, and the exemplary temperature is 750°C, 800°C, 850°C, 900°C, 950°C or 1000°C, but is not limited thereto. The exemplary growth pressure is 50torr, 100torr, 150torr. or 200torr, but not limited to this;

预铺铝完毕后,以N2和H2作为载气,向反应腔内通入氨气及硅烷,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为100torr~300torr。After the pre-laying of aluminum is completed, use N 2 and H 2 as carrier gases, introduce ammonia and silane into the reaction chamber, and perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C ~ 1250°C and the pressure is 100torr ~ 300torr.

通过先预铺铝、再进行高温氮化处理的生长方式,提高在Si3N4层23上生长掺Si的AlN界面层24的晶体质量。The crystal quality of the Si-doped AlN interface layer 24 grown on the Si 3 N 4 layer 23 is improved by the growth method of first pre-laying aluminum and then performing high-temperature nitriding treatment.

此外,掺Si的AlN界面层24还可通过分子束外延、磁控溅射等方式制得。In addition, the Si-doped AlN interface layer 24 can also be produced by molecular beam epitaxy, magnetron sputtering, or other methods.

其中,所述AlN过渡界面层26为经由所述Al预沉积层25的表面进行氮化而形成,形成表面平整致密的AlN过渡界面层26。The AlN transition interface layer 26 is formed by nitriding the surface of the Al pre-deposition layer 25 to form an AlN transition interface layer 26 with a smooth and dense surface.

其中,所述AlN过渡界面层26的制备步骤如下:Wherein, the preparation steps of the AlN transition interface layer 26 are as follows:

在Al预沉积层25沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为850℃~1000℃,压力为100torr~300torr,示例性的,温度为850℃、900℃、950℃或1000℃,但不限于此,示例性的,压力为100torr、150torr、200torr、250torr或300torr,但不限于此。After the Al pre-deposition layer 25 is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, ammonia gas is introduced into the reaction chamber, and low-temperature nitriding treatment is performed. The temperature of the low-temperature nitriding treatment is 850℃~1000℃, the pressure is 100torr~300torr, for example, the temperature is 850℃, 900℃, 950℃ or 1000℃, but not limited to this, for example, the pressure is 100torr, 150torr, 200torr, 250torr or 300torr , but not limited to this.

其中,所述SiO2图形层21的厚度为1nm~10nm,所述Si3N4层23的厚度为1nm~10nm,所述Al预沉积层25的厚度为0.5nm~5nm,所述AlN层27的厚度为5nm~50nm,所述SiON界面层22、所述掺Si的AlN界面层24及所述AlN过渡界面层26的厚度均小于1nm,其中,Al预沉积层25的厚度是指在Al预沉积层25表面氮化形成AlN层27后剩余的未被氮化部分的厚度,示例性的,SiO2图形层21的厚度为1nm、3nm、6nm、9nm或10nm,Si3N4层23的厚度为1nm、2nm、4nm、7nm或10nm,Al预沉积层25的厚度为0.5nm、1nm、2.5nm、3nm、4nm或5nm,AlN层27的厚度为5nm、10nm、20nm、25nm、30nm、35nm、45nm或50nm,SiON界面层22的厚度为0.3nm、0.5nm、0.7nm、0.9nm或0.99nm,掺Si的AlN界面层24的厚度为0.2nm、0.6nm、0.8nm、0.9nm或0.99nm,AlN过渡界面层26的厚度为0.2nm、0.6nm、0.8nm、0.9nm或0.99nm,其中,SiON界面层22、掺Si的AlN界面层24及AlN过渡界面层26的厚度保持小于其相邻材料层的厚度,形成较好的过渡,利于减少界面层相邻材料层之间的晶格失配和热失配。Wherein, the thickness of the SiO 2 pattern layer 21 is 1 nm to 10 nm, the thickness of the Si 3 N 4 layer 23 is 1 nm to 10 nm, the thickness of the Al pre-deposition layer 25 is 0.5 nm to 5 nm, and the AlN layer The thickness of 27 is 5 nm to 50 nm, and the thickness of the SiON interface layer 22, the Si-doped AlN interface layer 24 and the AlN transition interface layer 26 are all less than 1 nm, where the thickness of the Al pre-deposition layer 25 refers to The thickness of the remaining unnitrided portion after the surface of the Al pre-deposition layer 25 is nitrided to form the AlN layer 27. For example, the thickness of the SiO 2 pattern layer 21 is 1 nm, 3 nm, 6 nm, 9 nm or 10 nm, and the Si 3 N 4 layer The thickness of 23 is 1nm, 2nm, 4nm, 7nm or 10nm, the thickness of Al pre-deposition layer 25 is 0.5nm, 1nm, 2.5nm, 3nm, 4nm or 5nm, the thickness of AlN layer 27 is 5nm, 10nm, 20nm, 25nm, 30nm, 35nm, 45nm or 50nm, the thickness of the SiON interface layer 22 is 0.3nm, 0.5nm, 0.7nm, 0.9nm or 0.99nm, the thickness of the Si-doped AlN interface layer 24 is 0.2nm, 0.6nm, 0.8nm, 0.9 nm or 0.99nm, the thickness of the AlN transition interface layer 26 is 0.2nm, 0.6nm, 0.8nm, 0.9nm or 0.99nm, wherein the thickness of the SiON interface layer 22, the Si-doped AlN interface layer 24 and the AlN transition interface layer 26 Keep it smaller than the thickness of its adjacent material layers to form a better transition, which is beneficial to reducing the lattice mismatch and thermal mismatch between adjacent material layers in the interface layer.

其中,外延层3包括沿外延方向依次生长的N型半导体层、低温应力释放层、多量子阱发光层、电子阻挡层及P型半导体层。Among them, the epitaxial layer 3 includes an N-type semiconductor layer, a low-temperature stress relief layer, a multi-quantum well light-emitting layer, an electron blocking layer and a P-type semiconductor layer that are grown sequentially along the epitaxial direction.

其次,参见图2所示,本发明还公开一种蓝宝石衬底外延片,包括蓝宝石衬底1,蓝宝石衬底1上沿外延方向依次设有复合缓冲层2及外延层3,复合缓冲层2包括依次沉积于所述蓝宝石衬底1上的SiO2图形层21、SiON界面层22、Si3N4层23、掺Si的AlN界面层24、Al预沉积层25、AlN过渡界面层26及AlN层27。Secondly, as shown in Figure 2, the present invention also discloses a sapphire substrate epitaxial wafer, which includes a sapphire substrate 1. The sapphire substrate 1 is sequentially provided with a composite buffer layer 2 and an epitaxial layer 3 along the epitaxial direction. The composite buffer layer 2 It includes SiO 2 pattern layer 21, SiON interface layer 22, Si 3 N 4 layer 23, Si-doped AlN interface layer 24, Al pre-deposition layer 25, AlN transition interface layer 26 and AlN layer 27.

再者,本发明还公开一种LED,包括由上述的蓝宝石衬底外延片的制备方法制得的外延片。Furthermore, the present invention also discloses an LED, including an epitaxial wafer prepared by the above-mentioned method for preparing an epitaxial wafer on a sapphire substrate.

下面结合附图及实施例对本发明作进一步说明:The present invention will be further described below in conjunction with the accompanying drawings and examples:

实施例1Example 1

本实施例公开一种蓝宝石衬底外延片的制备方法,包括:This embodiment discloses a method for preparing a sapphire substrate epitaxial wafer, which includes:

S10.提供蓝宝石衬底;S10. Provide sapphire substrate;

S20.在所述蓝宝石衬底上沉积复合缓冲层;S20. Deposit a composite buffer layer on the sapphire substrate;

S30.在所述复合缓冲层上沉积外延层;S30. Deposit an epitaxial layer on the composite buffer layer;

所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。The composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, an Al pre-deposition layer, an AlN transition interface layer and an AlN layer that are sequentially deposited on the sapphire substrate. .

其中,所述SiON界面层为经由所述SiO2图形层的表面进行氮化而形成。Wherein, the SiON interface layer is formed by nitriding the surface of the SiO 2 graphic layer.

其中,所述SiON界面层的制备步骤如下:Wherein, the preparation steps of the SiON interface layer are as follows:

在沉积所述SiO2图形层之后,通入氨气,进行高温氮化处理,高温氮化处理的温度为1150℃,压力为200torr。After depositing the SiO 2 pattern layer, ammonia gas is introduced to perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1150°C and the pressure is 200torr.

其中,所述掺Si的AlN界面层的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层上预铺铝,随后进行氮化处理。Aluminum is pre-paved on the Si 3 N 4 layer, and then nitrided.

其中,所述掺Si的AlN界面层的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔中通入TMAl气体,进行低温预铺铝,温度为850℃,生长压力为150torr;After the Si 3 N 4 layer is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, TMAl gas is introduced into the reaction chamber, and low-temperature aluminum is pre-layed at a temperature of 850°C and a growth pressure of is 150torr;

预铺铝完毕后,以N2和H2作为载气,向反应腔内通入氨气及硅烷,进行高温氮化处理,高温氮化处理的温度为1150℃,压力为250torr。After the pre-laying of aluminum is completed, use N 2 and H 2 as carrier gases, introduce ammonia and silane into the reaction chamber, and perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1150°C and the pressure is 250torr.

其中,所述AlN过渡界面层为经由所述Al预沉积层的表面进行氮化而形成。Wherein, the AlN transition interface layer is formed by nitriding the surface of the Al pre-deposition layer.

其中,所述AlN过渡界面层的制备步骤如下:Wherein, the preparation steps of the AlN transition interface layer are as follows:

在Al预沉积层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为950℃,压力为300torr。After the Al pre-deposition layer is deposited, in the MOCVD chamber, use N 2 and H 2 as carrier gases, introduce ammonia gas into the reaction chamber, and perform low-temperature nitriding treatment. The temperature of the low-temperature nitriding treatment is 950 ℃, pressure is 300torr.

其中,所述SiO2图形层的厚度为10nm,所述Si3N4层的厚度为8nm,所述Al预沉积层的厚度为1nm,所述AlN层的厚度为18nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均为0.8nm。Wherein, the thickness of the SiO 2 graphic layer is 10 nm, the thickness of the Si 3 N 4 layer is 8 nm, the thickness of the Al pre-deposition layer is 1 nm, the thickness of the AlN layer is 18 nm, and the SiON interface layer , the thickness of the Si-doped AlN interface layer and the AlN transition interface layer are both 0.8nm.

其中,外延层包括沿外延方向依次生长的N型半导体层、低温应力释放层、多量子阱发光层、电子阻挡层及P型半导体层。The epitaxial layer includes an N-type semiconductor layer, a low-temperature stress relief layer, a multi-quantum well light-emitting layer, an electron blocking layer and a P-type semiconductor layer that are grown sequentially along the epitaxial direction.

其次,本实施例还公开一种蓝宝石衬底外延片,包括蓝宝石衬底,蓝宝石衬底上沿外延方向依次设有复合缓冲层及外延层,复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。Secondly, this embodiment also discloses a sapphire substrate epitaxial wafer, which includes a sapphire substrate. A composite buffer layer and an epitaxial layer are sequentially provided on the sapphire substrate along the epitaxial direction. The composite buffer layer includes a composite buffer layer and is sequentially deposited on the sapphire substrate. SiO 2 graphic layer, SiON interface layer, Si 3 N 4 layer, Si-doped AlN interface layer, Al pre-deposition layer, AlN transition interface layer and AlN layer.

再者,本实施例还公开一种LED,包括由上述的蓝宝石衬底外延片的制备方法制得的外延片。Furthermore, this embodiment also discloses an LED, including an epitaxial wafer prepared by the above-mentioned method for preparing an epitaxial wafer on a sapphire substrate.

实施例2Example 2

本实施例公开一种蓝宝石衬底外延片的制备方法,包括:This embodiment discloses a method for preparing a sapphire substrate epitaxial wafer, which includes:

S10.提供蓝宝石衬底;S10. Provide sapphire substrate;

S20.在所述蓝宝石衬底上沉积复合缓冲层;S20. Deposit a composite buffer layer on the sapphire substrate;

S30.在所述复合缓冲层上沉积外延层;S30. Deposit an epitaxial layer on the composite buffer layer;

所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。The composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, an Al pre-deposition layer, an AlN transition interface layer and an AlN layer that are sequentially deposited on the sapphire substrate. .

其中,所述SiON界面层为经由分子束外延法制得。Wherein, the SiON interface layer is produced by molecular beam epitaxy.

其中,所述掺Si的AlN界面层的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层上预铺铝,随后进行氮化处理。Aluminum is pre-paved on the Si 3 N 4 layer, and then nitrided.

其中,所述掺Si的AlN界面层的制备步骤如下:Wherein, the preparation steps of the Si-doped AlN interface layer are as follows:

在所述Si3N4层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔中通入TMAl气体,进行低温预铺铝,温度为850℃,生长压力为150torr;After the Si 3 N 4 layer is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, TMAl gas is introduced into the reaction chamber, and low-temperature aluminum is pre-layed at a temperature of 850°C and a growth pressure of is 150torr;

预铺铝完毕后,以N2和H2作为载气,向反应腔内通入氨气及硅烷,进行高温氮化处理,高温氮化处理的温度为1150℃,压力为250torr。After the pre-laying of aluminum is completed, use N 2 and H 2 as carrier gases, introduce ammonia and silane into the reaction chamber, and perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1150°C and the pressure is 250torr.

其中,所述AlN过渡界面层为经由所述Al预沉积层的表面进行氮化而形成。Wherein, the AlN transition interface layer is formed by nitriding the surface of the Al pre-deposition layer.

其中,所述AlN过渡界面层的制备步骤如下:Wherein, the preparation steps of the AlN transition interface layer are as follows:

在Al预沉积层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为950℃,压力为300torr。After the Al pre-deposition layer is deposited, in the MOCVD chamber, use N 2 and H 2 as carrier gases, introduce ammonia gas into the reaction chamber, and perform low-temperature nitriding treatment. The temperature of the low-temperature nitriding treatment is 950 ℃, pressure is 300torr.

其中,所述SiO2图形层的厚度为10nm,所述Si3N4层的厚度为8nm,所述Al预沉积层的厚度为1nm,所述AlN层的厚度为18nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均为0.8nm。Wherein, the thickness of the SiO 2 graphic layer is 10 nm, the thickness of the Si 3 N 4 layer is 8 nm, the thickness of the Al pre-deposition layer is 1 nm, the thickness of the AlN layer is 18 nm, and the SiON interface layer , the thickness of the Si-doped AlN interface layer and the AlN transition interface layer are both 0.8nm.

其中,外延层包括沿外延方向依次生长的N型半导体层、低温应力释放层、多量子阱发光层、电子阻挡层及P型半导体层。The epitaxial layer includes an N-type semiconductor layer, a low-temperature stress relief layer, a multi-quantum well light-emitting layer, an electron blocking layer and a P-type semiconductor layer that are grown sequentially along the epitaxial direction.

其次,本实施例还公开一种蓝宝石衬底外延片,包括蓝宝石衬底,蓝宝石衬底上沿外延方向依次设有复合缓冲层及外延层,复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。Secondly, this embodiment also discloses a sapphire substrate epitaxial wafer, which includes a sapphire substrate. A composite buffer layer and an epitaxial layer are sequentially provided on the sapphire substrate along the epitaxial direction. The composite buffer layer includes a composite buffer layer and is sequentially deposited on the sapphire substrate. SiO 2 graphic layer, SiON interface layer, Si 3 N 4 layer, Si-doped AlN interface layer, Al pre-deposition layer, AlN transition interface layer and AlN layer.

再者,本实施例还公开一种LED,包括由上述的蓝宝石衬底外延片的制备方法制得的外延片。Furthermore, this embodiment also discloses an LED, including an epitaxial wafer prepared by the above-mentioned method for preparing an epitaxial wafer on a sapphire substrate.

实施例3Example 3

本实施例公开一种蓝宝石衬底外延片的制备方法,包括:This embodiment discloses a method for preparing a sapphire substrate epitaxial wafer, which includes:

S10.提供蓝宝石衬底;S10. Provide sapphire substrate;

S20.在所述蓝宝石衬底上沉积复合缓冲层;S20. Deposit a composite buffer layer on the sapphire substrate;

S30.在所述复合缓冲层上沉积外延层;S30. Deposit an epitaxial layer on the composite buffer layer;

所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。The composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, an Al pre-deposition layer, an AlN transition interface layer and an AlN layer that are sequentially deposited on the sapphire substrate. .

其中,所述SiON界面层为经由所述SiO2图形层的表面进行氮化而形成。Wherein, the SiON interface layer is formed by nitriding the surface of the SiO 2 graphic layer.

其中,所述SiON界面层的制备步骤如下:Wherein, the preparation steps of the SiON interface layer are as follows:

在沉积所述SiO2图形层之后,通入氨气,进行高温氮化处理,高温氮化处理的温度为1150℃,压力为200torr。After depositing the SiO 2 pattern layer, ammonia gas is introduced to perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1150°C and the pressure is 200torr.

其中,所述掺Si的AlN界面层由分子束外延法制得。Wherein, the Si-doped AlN interface layer is produced by molecular beam epitaxy.

其中,所述AlN过渡界面层为经由所述Al预沉积层的表面进行氮化而形成。Wherein, the AlN transition interface layer is formed by nitriding the surface of the Al pre-deposition layer.

其中,所述AlN过渡界面层的制备步骤如下:Wherein, the preparation steps of the AlN transition interface layer are as follows:

在Al预沉积层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为950℃,压力为300torr。After the Al pre-deposition layer is deposited, in the MOCVD chamber, use N 2 and H 2 as carrier gases, introduce ammonia gas into the reaction chamber, and perform low-temperature nitriding treatment. The temperature of the low-temperature nitriding treatment is 950 ℃, pressure is 300torr.

其中,所述SiO2图形层的厚度为10nm,所述Si3N4层的厚度为8nm,所述Al预沉积层的厚度为1nm,所述AlN层的厚度为18nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均为0.8nm。Wherein, the thickness of the SiO 2 graphic layer is 10 nm, the thickness of the Si 3 N 4 layer is 8 nm, the thickness of the Al pre-deposition layer is 1 nm, the thickness of the AlN layer is 18 nm, and the SiON interface layer , the thickness of the Si-doped AlN interface layer and the AlN transition interface layer are both 0.8nm.

其中,外延层包括沿外延方向依次生长的N型半导体层、低温应力释放层、多量子阱发光层、电子阻挡层及P型半导体层。The epitaxial layer includes an N-type semiconductor layer, a low-temperature stress relief layer, a multi-quantum well light-emitting layer, an electron blocking layer and a P-type semiconductor layer that are grown sequentially along the epitaxial direction.

其次,本实施例还公开一种蓝宝石衬底外延片,包括蓝宝石衬底,蓝宝石衬底上沿外延方向依次设有复合缓冲层及外延层,复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。Secondly, this embodiment also discloses a sapphire substrate epitaxial wafer, which includes a sapphire substrate. A composite buffer layer and an epitaxial layer are sequentially provided on the sapphire substrate along the epitaxial direction. The composite buffer layer includes a composite buffer layer and is sequentially deposited on the sapphire substrate. SiO 2 graphic layer, SiON interface layer, Si 3 N 4 layer, Si-doped AlN interface layer, Al pre-deposition layer, AlN transition interface layer and AlN layer.

再者,本实施例还公开一种LED,包括由上述的蓝宝石衬底外延片的制备方法制得的外延片。Furthermore, this embodiment also discloses an LED, including an epitaxial wafer prepared by the above-mentioned method for preparing an epitaxial wafer on a sapphire substrate.

对比例1Comparative example 1

本对比例与实施例1的不同之处在于,所述SiO2图形层的厚度为10nm,所述Si3N4层的厚度为8nm,所述Al预沉积层的厚度为1nm,所述AlN层的厚度为18nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均为20nm。The difference between this comparative example and Example 1 is that the thickness of the SiO 2 pattern layer is 10 nm, the thickness of the Si 3 N 4 layer is 8 nm, the thickness of the Al pre-deposition layer is 1 nm, and the thickness of the AlN The thickness of the layer is 18 nm, and the thickness of the SiON interface layer, the Si-doped AlN interface layer and the AlN transition interface layer are all 20 nm.

对比例2Comparative example 2

本对比例与实施例1的不同之处在于,复合缓冲层不设置SiON界面层、掺Si的AlN界面层及AlN过渡界面层,相应省去SiON界面层、掺Si的AlN界面层及AlN过渡界面层的制备步骤。The difference between this comparative example and Example 1 is that the composite buffer layer does not have a SiON interface layer, a Si-doped AlN interface layer and an AlN transition interface layer, and accordingly the SiON interface layer, Si-doped AlN interface layer and AlN transition layer are omitted. Interface layer preparation steps.

对比例3Comparative example 3

本对比例与实施例1的不同之处在于,复合缓冲层不设置SiON界面层、Si3N4层及掺Si的AlN界面层,相应省去SiON界面层、掺Si的AlN界面层及AlN过渡界面层的制备步骤。The difference between this comparative example and Example 1 is that the composite buffer layer does not include a SiON interface layer, a Si 3 N 4 layer, and a Si-doped AlN interface layer, and accordingly the SiON interface layer, Si-doped AlN interface layer, and AlN interface layer are omitted. Preparation steps for the transition interface layer.

测试方法:将实施例1~实施例3及对比例1~对比例3制得的外延片做成10*24mil的芯片进行光电性能测试。Test method: The epitaxial wafers prepared in Examples 1 to 3 and Comparative Examples 1 to 3 were made into 10*24mil chips for photoelectric performance testing.

测试结果如下:The test results are as follows:

以上所述仅是本发明的较佳实施例而已,并非对本发明作任何形式上的限制,虽然本发明已以较佳实施例揭露如上,然而并非用以限定本发明,任何熟悉本领域的技术人员在不脱离本发明技术方案范围内,当可利用上述提示的技术内容作出些许更动或修饰为等同变化的等效实施例,但凡是未脱离本发明技术方案的内容,依据本发明的技术实质对以上实施例所作的任何简单修改、等同变化与修饰,均仍属于本发明方案的范围内。The above descriptions are only preferred embodiments of the present invention, and do not limit the present invention in any form. Although the present invention has been disclosed above in preferred embodiments, it is not intended to limit the present invention. Any person familiar with the technology in the art Without departing from the scope of the technical solution of the present invention, personnel can make some changes or modify the above-mentioned technical contents into equivalent embodiments with equivalent changes. In essence, any simple modifications, equivalent changes and modifications made to the above embodiments still fall within the scope of the present invention.

Claims (10)

1.一种蓝宝石衬底外延片的制备方法,其特征在于,包括:1. A method for preparing a sapphire substrate epitaxial wafer, which is characterized by comprising: 提供蓝宝石衬底;Provide sapphire substrate; 在所述蓝宝石衬底上沉积复合缓冲层;depositing a composite buffer layer on the sapphire substrate; 在所述复合缓冲层上沉积外延层;deposit an epitaxial layer on the composite buffer layer; 所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。The composite buffer layer includes a SiO 2 pattern layer, a SiON interface layer, a Si 3 N 4 layer, a Si-doped AlN interface layer, an Al pre-deposition layer, an AlN transition interface layer and an AlN layer that are sequentially deposited on the sapphire substrate. . 2.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述SiON界面层为经由所述SiO2图形层的表面进行氮化而形成。2. The method for preparing an epitaxial wafer on a sapphire substrate according to claim 1, wherein the SiON interface layer is formed by nitriding the surface of the SiO2 pattern layer. 3.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述SiON界面层的制备步骤如下:3. The preparation method of sapphire substrate epitaxial wafer according to claim 1, characterized in that the preparation steps of the SiON interface layer are as follows: 在沉积所述SiO2图形层之后,通入氨气,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为50torr~300torr。After depositing the SiO 2 pattern layer, ammonia gas is introduced to perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C to 1250°C and the pressure is 50torr to 300torr. 4.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述掺Si的AlN界面层的制备步骤如下:4. The preparation method of sapphire substrate epitaxial wafer according to claim 1, characterized in that the preparation steps of the Si-doped AlN interface layer are as follows: 在所述Si3N4层上预铺铝,随后进行氮化处理。Aluminum is pre-paved on the Si 3 N 4 layer, and then nitrided. 5.根据权利要求4所述的蓝宝石衬底外延片的制备方法,其特征在于,所述掺Si的AlN界面层的制备步骤如下:5. The preparation method of sapphire substrate epitaxial wafer according to claim 4, characterized in that the preparation steps of the Si-doped AlN interface layer are as follows: 在所述Si3N4层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔中通入TMAl气体,进行低温预铺铝,温度为750℃~1000℃,生长压力为50torr~200torr;After the Si 3 N 4 layer is deposited, in the MOCVD chamber, N 2 and H 2 are used as carrier gases, TMAl gas is introduced into the reaction chamber, and low-temperature aluminum is pre-layed at a temperature of 750°C to 1000°C. , the growth pressure is 50torr~200torr; 预铺铝完毕后,以N2和H2作为载气,向反应腔内通入氨气及硅烷,进行高温氮化处理,高温氮化处理的温度为1050℃~1250℃,压力为100torr~300torr。After the pre-laying of aluminum is completed, use N 2 and H 2 as carrier gases, introduce ammonia and silane into the reaction chamber, and perform high-temperature nitriding treatment. The temperature of the high-temperature nitriding treatment is 1050°C ~ 1250°C and the pressure is 100torr ~ 300torr. 6.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述AlN过渡界面层为经由所述Al预沉积层的表面进行氮化而形成。6. The method for preparing an epitaxial wafer on a sapphire substrate according to claim 1, wherein the AlN transition interface layer is formed by nitriding the surface of the Al pre-deposition layer. 7.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述AlN过渡界面层的制备步骤如下:7. The preparation method of sapphire substrate epitaxial wafer according to claim 1, characterized in that the preparation steps of the AlN transition interface layer are as follows: 在Al预沉积层沉积完毕后,在MOCVD腔室中,以N2和H2作为载气,向反应腔内通入氨气,进行低温氮化处理,所述低温氮化处理的温度为850℃~1000℃,压力为100torr~300torr。After the Al pre-deposition layer is deposited, in the MOCVD chamber, N2 and H2 are used as carrier gases, and ammonia gas is introduced into the reaction chamber to perform low-temperature nitriding treatment. The temperature of the low-temperature nitriding treatment is 850 ℃ ~ 1000 ℃, pressure 100torr ~ 300torr. 8.根据权利要求1所述的蓝宝石衬底外延片的制备方法,其特征在于,所述SiO2图形层的厚度为1nm~10nm,所述Si3N4层的厚度为1nm~10nm,所述Al预沉积层的厚度为0.5nm~5nm,所述AlN层的厚度为5nm~50nm,所述SiON界面层、所述掺Si的AlN界面层及所述AlN过渡界面层的厚度均小于1nm。8. The preparation method of sapphire substrate epitaxial wafer according to claim 1, characterized in that the thickness of the SiO 2 pattern layer is 1 nm to 10 nm, and the thickness of the Si 3 N 4 layer is 1 nm to 10 nm, so The thickness of the Al pre-deposition layer is 0.5nm~5nm, the thickness of the AlN layer is 5nm~50nm, and the thickness of the SiON interface layer, the Si-doped AlN interface layer and the AlN transition interface layer are all less than 1nm. . 9.一种蓝宝石衬底外延片,包括蓝宝石衬底,其特征在于,所述蓝宝石衬底上沿外延方向依次设有复合缓冲层及外延层,所述复合缓冲层包括依次沉积于所述蓝宝石衬底上的SiO2图形层、SiON界面层、Si3N4层、掺Si的AlN界面层、Al预沉积层、AlN过渡界面层及AlN层。9. A sapphire substrate epitaxial wafer, including a sapphire substrate, characterized in that a composite buffer layer and an epitaxial layer are sequentially provided on the sapphire substrate along the epitaxial direction, and the composite buffer layer includes a composite buffer layer deposited on the sapphire substrate in sequence. SiO 2 graphic layer, SiON interface layer, Si 3 N 4 layer, Si-doped AlN interface layer, Al pre-deposition layer, AlN transition interface layer and AlN layer on the substrate. 10.一种LED,其特性在于,包括由根据权利要求1至8任意一项所述的蓝宝石衬底外延片的制备方法制得的外延片。10. An LED, characterized by comprising an epitaxial wafer prepared by the method for preparing a sapphire substrate epitaxial wafer according to any one of claims 1 to 8.
CN202311223818.5A 2023-09-21 2023-09-21 Sapphire substrate epitaxial wafer, preparation method thereof and LED Pending CN117038803A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311223818.5A CN117038803A (en) 2023-09-21 2023-09-21 Sapphire substrate epitaxial wafer, preparation method thereof and LED

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311223818.5A CN117038803A (en) 2023-09-21 2023-09-21 Sapphire substrate epitaxial wafer, preparation method thereof and LED

Publications (1)

Publication Number Publication Date
CN117038803A true CN117038803A (en) 2023-11-10

Family

ID=88635670

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311223818.5A Pending CN117038803A (en) 2023-09-21 2023-09-21 Sapphire substrate epitaxial wafer, preparation method thereof and LED

Country Status (1)

Country Link
CN (1) CN117038803A (en)

Similar Documents

Publication Publication Date Title
US7910937B2 (en) Method and structure for fabricating III-V nitride layers on silicon substrates
CN108336203B (en) A kind of gallium nitride-based light-emitting diode epitaxial wafer and its manufacturing method
CN114639760B (en) Light emitting diode epitaxial wafer and preparation method thereof
CN117393667B (en) Light-emitting diode epitaxial wafer and preparation method thereof, LED
CN103531683A (en) Gallium nitride light emitting diode and preparation method thereof
CN115207177B (en) Light emitting diode epitaxial wafer and preparation method thereof
CN113284994B (en) Epitaxial wafer of deep ultraviolet light-emitting diode and preparation method thereof
CN114864770A (en) Silicon-based gallium nitride epitaxial wafer and manufacturing method thereof
CN117153974B (en) LED epitaxial wafer, preparation method thereof and LED
CN109786513B (en) Epitaxial wafer of light emitting diode and manufacturing method thereof
CN108346725A (en) A kind of gallium nitride based LED epitaxial slice and its manufacturing method
CN115810696A (en) Light-emitting diode epitaxial wafer based on silicon-based buffer layer and preparation method thereof
CN114695610A (en) GaN-based LED epitaxial wafer, epitaxial growth method and LED chip
CN113113518B (en) Light emitting diode epitaxial wafer and preparation method thereof
CN117712254A (en) A high-light-efficiency light-emitting diode epitaxial wafer and its preparation method
CN117276428A (en) InGaN-based light-emitting diode epitaxial wafer, preparation method thereof and LED
CN116190520A (en) LED epitaxial wafer for improving wavelength yield, preparation method thereof and LED chip
CN116364825A (en) Composite buffer layer, preparation method thereof, epitaxial wafer and light-emitting diode
CN106229397A (en) Growth method of light-emitting diode epitaxial wafer
CN108630791A (en) GaN-based light-emitting diode epitaxial wafer and manufacturing method thereof
CN115332405B (en) GaN-based blue-green diode epitaxial structure, preparation method thereof and LED
CN117038803A (en) Sapphire substrate epitaxial wafer, preparation method thereof and LED
CN116646437A (en) Sapphire substrate LED epitaxial wafer and growth method thereof, LED
CN117691014A (en) Light-emitting diode epitaxial wafer and preparation method thereof, LED
CN113571607B (en) Light-emitting diode epitaxial wafer with high luminous efficiency and its manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination