[go: up one dir, main page]

CN116662239A - High-speed serial interface device - Google Patents

High-speed serial interface device Download PDF

Info

Publication number
CN116662239A
CN116662239A CN202310956869.2A CN202310956869A CN116662239A CN 116662239 A CN116662239 A CN 116662239A CN 202310956869 A CN202310956869 A CN 202310956869A CN 116662239 A CN116662239 A CN 116662239A
Authority
CN
China
Prior art keywords
transceiver
port
transformer
switch
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202310956869.2A
Other languages
Chinese (zh)
Other versions
CN116662239B (en
Inventor
谈树峰
刘银栋
房丽丽
魏江龙
左洋
杨丽丽
谢刚强
应子罡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Tasson Science and Technology Co Ltd
Original Assignee
Beijing Tasson Science and Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Tasson Science and Technology Co Ltd filed Critical Beijing Tasson Science and Technology Co Ltd
Priority to CN202310956869.2A priority Critical patent/CN116662239B/en
Publication of CN116662239A publication Critical patent/CN116662239A/en
Application granted granted Critical
Publication of CN116662239B publication Critical patent/CN116662239B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)

Abstract

本申请提供一种高速串行接口装置,涉及数字信息的传输技术领域,该装置包括:第一收发器、第二收发器、变压器模块和独立电源;其中,所述第一收发器与数字控制模块连接;所述第二收发器与总线连接;所述变压器模块设于所述第一收发器与所述第二收发器之间,用于在所述第一收发器和所述第二收发器之间传输基带数据;所述独立电源与所述第二收发器连接,用于向所述第二收发器供电。本申请提供的高速串行接口装置,通过独立电源为第二收发器供电,避免了与线缆连接的变压器初级与次级隔离问题,保障了基带数据的正常传输,提高传输的稳定性。

The application provides a high-speed serial interface device, which relates to the technical field of digital information transmission. The device includes: a first transceiver, a second transceiver, a transformer module and an independent power supply; wherein, the first transceiver and digital control The module is connected; the second transceiver is connected to the bus; the transformer module is arranged between the first transceiver and the second transceiver, and is used for connecting the first transceiver and the second transceiver The baseband data is transmitted between the transceivers; the independent power supply is connected to the second transceiver for supplying power to the second transceiver. The high-speed serial interface device provided by this application supplies power to the second transceiver through an independent power supply, avoiding the primary and secondary isolation problem of the transformer connected to the cable, ensuring normal transmission of baseband data, and improving transmission stability.

Description

高速串行接口装置High Speed Serial Interface Device

技术领域technical field

本申请涉及数字信息的传输技术领域,尤其涉及一种高速串行接口装置。The present application relates to the technical field of digital information transmission, in particular to a high-speed serial interface device.

背景技术Background technique

总线型结构是将所有的节点都挂接在一条总线上。当总线分支线过长时,容易导致位宽度失调,使接收节点接收错误,为了让分支长度最小以保证阻抗连续,节点器件应靠近接口摆放,但过短的分支线限制了用户的使用。The bus structure is to connect all the nodes to a bus. When the branch line of the bus is too long, it is easy to cause the bit width to be out of adjustment, causing the receiving node to receive errors. In order to minimize the branch length to ensure continuous impedance, the node device should be placed close to the interface, but too short branch lines limit the use of users.

现有技术采用收发器前置、数字控制分开的方法来解决对分支线长度的限制问题,其中,使用两对差分线、利用变压器中间抽头来供电,但这种方法会引起变压器隔离问题,来自线缆的共模干扰可能会毁坏收发器,从而导致基带数据无法正常传输。In the prior art, the method of front-end transceiver and separate digital control is used to solve the limitation on the length of the branch line. Among them, two pairs of differential lines are used, and the middle tap of the transformer is used for power supply. However, this method will cause transformer isolation problems. Common-mode interference from the cable may damage the transceiver, resulting in improper transmission of baseband data.

发明内容Contents of the invention

本申请实施例提供一种高速串行接口装置,用以解决现有技术中高速数据传输组网基带数据传输的稳定性差的技术问题。An embodiment of the present application provides a high-speed serial interface device to solve the technical problem of poor stability of baseband data transmission in high-speed data transmission networking in the prior art.

第一方面,本申请实施例提供一种高速串行接口装置,包括:In the first aspect, the embodiment of the present application provides a high-speed serial interface device, including:

第一收发器、第二收发器、变压器模块和独立电源;a first transceiver, a second transceiver, a transformer module and an independent power supply;

其中,所述第一收发器与数字控制模块连接;所述第二收发器与总线连接;所述变压器模块设于所述第一收发器与所述第二收发器之间,用于在所述第一收发器和所述第二收发器之间传输基带数据;所述独立电源与所述第二收发器连接,用于向所述第二收发器供电。Wherein, the first transceiver is connected to the digital control module; the second transceiver is connected to the bus; the transformer module is arranged between the first transceiver and the second transceiver for The baseband data is transmitted between the first transceiver and the second transceiver; the independent power supply is connected to the second transceiver for supplying power to the second transceiver.

在一些实施例中,所述变压器模块包括第一变压器和第二变压器;In some embodiments, the transformer module includes a first transformer and a second transformer;

其中,所述第一变压器的第一端口与所述第一收发器的第一发送器输出端口连接,并与所述第一收发器的第一接收器输入端口连接;所述第一变压器的第二端口与所述第一收发器的第二发送器输出端口连接,并与所述第一收发器的第二接收器输入端口连接;所述第一变压器与所述第二变压器连接;所述第二变压器的第一端口与所述第二收发器的第一发送器输入端口连接,并与所述第二收发器的第一接收器输出端口连接;所述第二变压器的第二端口与所述第二收发器的第二发送器输入端口连接,并与所述第二收发器的第二接收器输出端口连接。Wherein, the first port of the first transformer is connected to the first transmitter output port of the first transceiver, and is connected to the first receiver input port of the first transceiver; the first transformer's The second port is connected to the second transmitter output port of the first transceiver and is connected to the second receiver input port of the first transceiver; the first transformer is connected to the second transformer; the The first port of the second transformer is connected to the first transmitter input port of the second transceiver, and is connected to the first receiver output port of the second transceiver; the second port of the second transformer Connected to a second transmitter input port of the second transceiver and connected to a second receiver output port of the second transceiver.

在一些实施例中,所述第一变压器的第一端口与第一负载电阻的第一端口连接;所述第一变压器的第二端口与第二负载电阻的第一端口连接;所述第一负载电阻与所述第二负载电阻的公共端口与第一电源电压连接;所述第一电源电压用于向第一收发器提供输出电压。In some embodiments, the first port of the first transformer is connected to the first port of the first load resistor; the second port of the first transformer is connected to the first port of the second load resistor; the first A common port of the load resistor and the second load resistor is connected to a first power supply voltage; the first power supply voltage is used to provide an output voltage to the first transceiver.

在一些实施例中,所述第一收发器的第一发送器输出端口与所述第一变压器的第一端口之间设有第一开关;所述第一收发器的第二发送器输出端口与所述第一变压器的第二端口之间设有第二开关;所述第一开关和所述第二开关在所述第一收发器向所述总线发送基带数据时导通,在所述第一收发器接收所述总线发送的基带数据时断开。In some embodiments, a first switch is provided between the first transmitter output port of the first transceiver and the first port of the first transformer; the second transmitter output port of the first transceiver A second switch is provided between the second port of the first transformer; the first switch and the second switch are turned on when the first transceiver sends baseband data to the bus, and the The first transceiver is disconnected when receiving the baseband data sent by the bus.

在一些实施例中,所述第一收发器的第一接收器输入端口与所述第一变压器的第一端口之间设有第一隔直电容;所述第一收发器的第二接收器输入端口与所述第一变压器的第二端口之间设有第二隔直电容。In some embodiments, a first DC blocking capacitor is provided between the first receiver input port of the first transceiver and the first port of the first transformer; the second receiver of the first transceiver A second DC blocking capacitor is provided between the input port and the second port of the first transformer.

在一些实施例中,所述第二变压器的第一端口与第三负载电阻的第一端口连接;所述第二变压器的第二端口与第四负载电阻的第一端口连接;所述第三负载电阻与所述第四负载电阻的公共端口与第二电源电压连接;所述第二电源电压用于向第二收发器提供输出电压。In some embodiments, the first port of the second transformer is connected to the first port of the third load resistor; the second port of the second transformer is connected to the first port of the fourth load resistor; the third A common port of the load resistor and the fourth load resistor is connected to a second power supply voltage; the second power supply voltage is used to provide an output voltage to the second transceiver.

在一些实施例中,所述第二收发器的第一接收器输出端口与所述第二变压器的第一端口之间设有第三开关;所述第二收发器的第二接收器输出端口与所述第二变压器的第二端口之间设有第四开关;所述第三开关和所述第四开关在所述第二收发器向所述总线发送基带数据时断开,在所述第二收发器接收所述总线发送的基带数据时导通。In some embodiments, a third switch is provided between the first receiver output port of the second transceiver and the first port of the second transformer; the second receiver output port of the second transceiver A fourth switch is provided between the second port of the second transformer; the third switch and the fourth switch are disconnected when the second transceiver sends baseband data to the bus, and the The second transceiver is turned on when receiving the baseband data sent by the bus.

在一些实施例中,所述第二收发器的第一发送器输入端口与所述第二变压器的第一端口之间设有第三隔直电容;所述第二收发器的第二发送器输入端口与所述第二变压器的第二端口之间设有第四隔直电容。In some embodiments, a third DC blocking capacitor is provided between the first transmitter input port of the second transceiver and the first port of the second transformer; the second transmitter of the second transceiver A fourth DC blocking capacitor is provided between the input port and the second port of the second transformer.

在一些实施例中,所述第二收发器与所述总线之间设有第三变压器。In some embodiments, a third transformer is provided between the second transceiver and the bus.

在一些实施例中,所述第二收发器的第一发送器输出端口与所述第三变压器的第一端口之间设有第五开关;所述第二收发器的第二发送器输出端口与所述第三变压器的第二端口之间设有第六开关;所述第五开关和所述第六开关在所述第二收发器向所述总线发送基带数据时导通,在所述第二收发器接收所述总线发送的基带数据时断开。In some embodiments, a fifth switch is provided between the first transmitter output port of the second transceiver and the first port of the third transformer; the second transmitter output port of the second transceiver A sixth switch is provided between the second port of the third transformer; the fifth switch and the sixth switch are turned on when the second transceiver sends baseband data to the bus, and the The second transceiver is disconnected when receiving the baseband data sent by the bus.

本申请提供的高速串行接口装置,包括第一收发器、第二收发器、变压器模块和独立电源,所述变压器模块设于第一收发器与第二收发器之间传输基带数据,并通过独立电源为第二收发器供电,避免了与线缆连接的变压器初级与次级隔离问题,保障了基带数据的正常传输,提高传输的稳定性。The high-speed serial interface device provided by the application includes a first transceiver, a second transceiver, a transformer module and an independent power supply, the transformer module is set between the first transceiver and the second transceiver to transmit baseband data, and through The independent power supply supplies power to the second transceiver, which avoids the primary and secondary isolation problem of the transformer connected to the cable, ensures the normal transmission of baseband data, and improves the stability of transmission.

附图说明Description of drawings

为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作一简单地介绍,显而易见地,下面描述中的附图是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present application or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description These are some embodiments of the present application. Those skilled in the art can also obtain other drawings based on these drawings without creative work.

图1是本申请实施例提供的高速串行接口装置的结构示意图之一;FIG. 1 is one of the structural schematic diagrams of the high-speed serial interface device provided by the embodiment of the present application;

图2是本申请实施例提供的高速串行接口装置的结构示意图之二;Fig. 2 is the second structural diagram of the high-speed serial interface device provided by the embodiment of the present application;

图3是本申请实施例提供的高速串行接口装置的结构示意图之三。FIG. 3 is the third schematic diagram of the structure of the high-speed serial interface device provided by the embodiment of the present application.

具体实施方式Detailed ways

传统的高速数据传输组网为了提高传输速率、提高传输距离,通常将基带数据进行多载波调制如正交频分复用(Orthogonal Frequency Division Multiplexing,OFDM)技术,甚至进行载波变频,利用射频收发机传输信号,但这大大增加了高速数据传输组网的复杂度。In order to increase the transmission rate and transmission distance in traditional high-speed data transmission networking, baseband data is usually multi-carrier modulated such as Orthogonal Frequency Division Multiplexing (OFDM) technology, and even carrier frequency conversion is performed, using radio frequency transceivers Signal transmission, but this greatly increases the complexity of high-speed data transmission networking.

通过采用前置收发器驱动分支线缆能够解决传统总线型结构中的分支线长度与信号工作频率的矛盾,但高速前置收发器距离总线入口很近,为了供电,现有技术中采用了两对差分线,其中一对为接收,一对为发送,并利用变压器中间抽头来供电,但由于变压器次级的抽头接到了变压器初级芯片的电源和地端,这样恶化了变压器初级和次级的隔离,使得来自线缆的共模干扰直接影响到变压器初级芯片的电源和地端,从而引起收发器的损坏,导致基带数据无法顺利传输。The contradiction between the branch line length and the signal operating frequency in the traditional bus structure can be solved by using the front transceiver to drive the branch cable. However, the high-speed front transceiver is very close to the bus entrance. In order to supply power, two For differential lines, one pair is receiving and one pair is sending, and the middle tap of the transformer is used to supply power, but because the tap of the secondary of the transformer is connected to the power and ground of the primary chip of the transformer, this deteriorates the primary and secondary of the transformer. The isolation makes the common-mode interference from the cable directly affect the power and ground terminals of the primary chip of the transformer, causing damage to the transceiver and causing the baseband data to fail to be transmitted smoothly.

基于上述技术问题,本申请实施例提出一种高速串行接口装置,通过增设独立电源为第二收发器提供电源,在保证供电的同时,解决了变压器隔离问题,保障了高速差分串行基带数据在组网中的正常传输。Based on the above technical problems, the embodiment of the present application proposes a high-speed serial interface device. By adding an independent power supply to provide power for the second transceiver, while ensuring power supply, it solves the problem of transformer isolation and ensures high-speed differential serial baseband data. Normal transmission in the networking.

为使本申请实施例的目的、技术方案和优点更加清楚,下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。In order to make the purposes, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application. Obviously, the described embodiments It is only a part of the embodiments of the present application, but not all the embodiments. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of this application.

图1是本申请实施例提供的高速串行接口装置的结构示意图之一,如图1所示,本申请实施例提供一种高速串行接口装置,该装置包括:Figure 1 is one of the structural schematic diagrams of the high-speed serial interface device provided by the embodiment of the present application. As shown in Figure 1, the embodiment of the present application provides a high-speed serial interface device, which includes:

第一收发器100、第二收发器110、变压器模块120和独立电源130;The first transceiver 100, the second transceiver 110, the transformer module 120 and the independent power supply 130;

其中,所述第一收发器100与数字控制模块140连接;所述第二收发器110与总线150连接;所述变压器模块120设于所述第一收发器100与所述第二收发器110之间,用于在所述第一收发器100和所述第二收发器110之间传输基带数据;所述独立电源130与所述第二收发器110连接,用于向所述第二收发器110供电。Wherein, the first transceiver 100 is connected to the digital control module 140; the second transceiver 110 is connected to the bus 150; the transformer module 120 is set between the first transceiver 100 and the second transceiver 110 used to transmit baseband data between the first transceiver 100 and the second transceiver 110; the independent power supply 130 is connected to the second transceiver 110 for sending and receiving to the second transceiver 110 power supply.

具体地,所述数字控制模块140包括发送端和接收端,分别用于发送高速差分串行基带数据和接收高速差分串行基带数据。Specifically, the digital control module 140 includes a sending end and a receiving end, which are respectively used for sending high-speed differential serial baseband data and receiving high-speed differential serial baseband data.

第一收发器100的发送器输入端口与数字控制模块140的发送端口连接,第一收发器100的接收器输出端口与数字控制模块140的接收端口连接。The transmitter input port of the first transceiver 100 is connected to the sending port of the digital control module 140 , and the receiver output port of the first transceiver 100 is connected to the receiving port of the digital control module 140 .

第二收发器110与总线150连接。其中,第二收发器110的发送器输出端口以及接收器输入端口与总线150连接。The second transceiver 110 is connected to the bus 150 . Wherein, the transmitter output port and the receiver input port of the second transceiver 110 are connected to the bus 150 .

变压器模块120可以包括多个变压器,并通过线缆连接,变压器模块120用于在所述第一收发器100和所述第二收发器110之间传输基带数据,如高速差分串行基带数据。The transformer module 120 may include a plurality of transformers connected by cables. The transformer module 120 is used to transmit baseband data between the first transceiver 100 and the second transceiver 110 , such as high-speed differential serial baseband data.

本申请实施例中,采用四根走线,其中,两根为信号线,两根为供电线。独立电源130的电压通过一根供电线缆给第二收发器提供电源,独立电源130的地通过另一根供电线缆与第二收发器的地端连接。这里,独立电源130与第一收发器100的芯片电源是隔离的,由于变压器没有抽头连接,因此不会恶化其隔离度,抗击了来自线缆的共模干扰。In the embodiment of the present application, four wires are used, two of which are signal wires and two are power supply wires. The voltage of the independent power supply 130 provides power to the second transceiver through a power supply cable, and the ground of the independent power supply 130 is connected to the ground terminal of the second transceiver through another power supply cable. Here, the independent power supply 130 is isolated from the chip power supply of the first transceiver 100 , and since the transformer has no tap connection, its isolation degree will not be deteriorated, and the common-mode interference from cables is resisted.

本申请实施例中,第一收发器100和第二收发器110可以通过时分复用开关来共享两根信号线缆。In the embodiment of the present application, the first transceiver 100 and the second transceiver 110 may share two signal cables through a time division multiplexing switch.

例如,当数字控制模块140向总线150发送高速差分串行基带数据时,独立电源130通过两根线缆向第二收发器110供电。第一收发器100从数字控制模块140接收高速差分串行基带数据,然后将高速差分串行基带数据发送至变压器模块120,由变压器模块120将高速差分串行基带数据传输给第二收发器110,第二收发器110将高速差分串行基带数据发送到总线150。For example, when the digital control module 140 sends high-speed differential serial baseband data to the bus 150 , the independent power supply 130 supplies power to the second transceiver 110 through two cables. The first transceiver 100 receives the high-speed differential serial baseband data from the digital control module 140, and then sends the high-speed differential serial baseband data to the transformer module 120, and the transformer module 120 transmits the high-speed differential serial baseband data to the second transceiver 110 , the second transceiver 110 sends the high-speed differential serial baseband data to the bus 150 .

再例如,当总线150向数字控制模块140传输高速差分串行基带数据时,独立电源130通过两根线缆向第二收发器110供电。第二收发器110接收独立电源130上的高速差分串行基带数据,并将其传输给变压器模块120,由变压器模块120将高速差分串行基带数据传输给第一收发器100,第一收发器100接收到高速差分串行基带数据后将其发送给数字控制模块140。For another example, when the bus 150 transmits high-speed differential serial baseband data to the digital control module 140, the independent power supply 130 supplies power to the second transceiver 110 through two cables. The second transceiver 110 receives the high-speed differential serial baseband data on the independent power supply 130, and transmits it to the transformer module 120, and the high-speed differential serial baseband data is transmitted to the first transceiver 100 by the transformer module 120, the first transceiver After receiving the high-speed differential serial baseband data, 100 sends it to the digital control module 140 .

本申请实施例提供的高速串行接口装置,利用前置收发器驱动分支线缆,使得所述高速串行接口装置接收信号不受分支线长度的影响;通过独立电源为第二收发器供电,由于收发器之间的变压器没有抽头连接,故避免了前置供电系统变压器初级和次级的隔离问题,提高了抗共模干扰能力;此外,该高速串行接口装置布线简单,仍采用四根走线,在解决了供电问题的同时,能够在不增加线缆数量的基础上解决变压器隔离问题,提高了该高速串行接口装置的兼容性。The high-speed serial interface device provided in the embodiment of the present application uses the front transceiver to drive the branch cable, so that the signal received by the high-speed serial interface device is not affected by the length of the branch line; the second transceiver is powered by an independent power supply, Since there is no tap connection between the transformers between the transceivers, the isolation problem between the primary and secondary transformers of the pre-power supply system is avoided, and the ability to resist common-mode interference is improved; in addition, the wiring of the high-speed serial interface device is simple, and four The wiring solves the power supply problem and at the same time solves the transformer isolation problem without increasing the number of cables, thereby improving the compatibility of the high-speed serial interface device.

在一些实施例中,所述变压器模块包括第一变压器和第二变压器;In some embodiments, the transformer module includes a first transformer and a second transformer;

其中,所述第一变压器的第一端口与所述第一收发器的第一发送器输出端口连接,并与所述第一收发器的第一接收器输入端口连接;所述第一变压器的第二端口与所述第一收发器的第二发送器输出端口连接,并与所述第一收发器的第二接收器输入端口连接;所述第一变压器与所述第二变压器连接;所述第二变压器的第一端口与所述第二收发器的第一发送器输入端口连接,并与所述第二收发器的第一接收器输出端口连接;所述第二变压器的第二端口与所述第二收发器的第二发送器输入端口连接,并与所述第二收发器的第二接收器输出端口连接。Wherein, the first port of the first transformer is connected to the first transmitter output port of the first transceiver, and is connected to the first receiver input port of the first transceiver; the first transformer's The second port is connected to the second transmitter output port of the first transceiver and is connected to the second receiver input port of the first transceiver; the first transformer is connected to the second transformer; the The first port of the second transformer is connected to the first transmitter input port of the second transceiver, and is connected to the first receiver output port of the second transceiver; the second port of the second transformer Connected to a second transmitter input port of the second transceiver and connected to a second receiver output port of the second transceiver.

具体地,所述变压器模块包括第一变压器和第二变压器,所述第一变压器和所述第二变压器通过两根线缆连接。Specifically, the transformer module includes a first transformer and a second transformer, and the first transformer and the second transformer are connected by two cables.

在发送通路,所述第一变压器的第一端口与所述第一收发器的第一发送器输出端口连接,所述第一变压器的第二端口与所述第一收发器的第二发送器输出端口连接;所述第二变压器的第一端口与所述第二收发器的第一发送器输入端口连接,所述第二变压器的第二端口与所述第二收发器的第二发送器输入端口连接。In the transmission path, the first port of the first transformer is connected to the first transmitter output port of the first transceiver, and the second port of the first transformer is connected to the second transmitter of the first transceiver. The output port is connected; the first port of the second transformer is connected to the first transmitter input port of the second transceiver, and the second port of the second transformer is connected to the second transmitter of the second transceiver. Input port connection.

在接收通路,所述第一变压器的第一端口与所述第一收发器的第一接收器输入端口连接,所述第一变压器的第二端口与所述第一收发器的第二接收器输入端口连接;所述第二变压器的第一端口与所述第二收发器的第一接收器输出端口连接,所述第二变压器的第二端口与所述第二收发器的第二接收器输出端口连接。In the receive path, the first port of the first transformer is connected to the first receiver input port of the first transceiver, and the second port of the first transformer is connected to the second receiver of the first transceiver. input port connection; the first port of the second transformer is connected to the first receiver output port of the second transceiver, the second port of the second transformer is connected to the second receiver of the second transceiver output port connection.

在一些实施例中,所述第一变压器的第一端口与第一负载电阻的第一端口连接;所述第一变压器的第二端口与第二负载电阻的第一端口连接;所述第一负载电阻与所述第二负载电阻的公共端口与第一电源电压连接;所述第一电源电压用于向第一收发器提供输出电压。In some embodiments, the first port of the first transformer is connected to the first port of the first load resistor; the second port of the first transformer is connected to the first port of the second load resistor; the first A common port of the load resistor and the second load resistor is connected to a first power supply voltage; the first power supply voltage is used to provide an output voltage to the first transceiver.

具体地,所述第一变压器的第一端口与第二端口之间还连接第一负载电阻和第二负载电阻,所述第一负载电阻的第一端口与第一变压器的第一端口连接,所述第二负载电阻的第一端口与第一变压器的第二端口连接。Specifically, a first load resistor and a second load resistor are connected between the first port and the second port of the first transformer, the first port of the first load resistor is connected to the first port of the first transformer, The first port of the second load resistor is connected to the second port of the first transformer.

本申请实施例中,第一负载电阻的第二端口即第二负载电阻的第二端口,即第一负载电阻与第二负载电阻的公共端,该公共端与第一电源电压连接,第一电源电压用于为第一收发器提供输出电压。In the embodiment of the present application, the second port of the first load resistor is the second port of the second load resistor, that is, the common terminal of the first load resistor and the second load resistor, the common terminal is connected to the first power supply voltage, and the first The supply voltage is used to provide an output voltage for the first transceiver.

在一些实施例中,所述第一收发器的第一发送器输出端口与所述第一变压器的第一端口之间设有第一开关;所述第一收发器的第二发送器输出端口与所述第一变压器的第二端口之间设有第二开关;所述第一开关和所述第二开关在所述第一收发器向所述总线发送基带数据时导通,在所述第一收发器接收所述总线发送的基带数据时断开。In some embodiments, a first switch is provided between the first transmitter output port of the first transceiver and the first port of the first transformer; the second transmitter output port of the first transceiver A second switch is provided between the second port of the first transformer; the first switch and the second switch are turned on when the first transceiver sends baseband data to the bus, and the The first transceiver is disconnected when receiving the baseband data sent by the bus.

具体地,在发送通路,所述第一收发器的发送器与所述第一变压器之间设有开关,以实现通过时分复用开关来共享线缆。Specifically, in the transmission path, a switch is provided between the transmitter of the first transceiver and the first transformer, so as to share the cable through a time-division multiplexing switch.

其中,所述第一收发器的第一发送器输出端口与所述第一变压器的第一端口通过第一开关连接,所述第一收发器的第二发送器输出端口与所述第一变压器的第二端口通过第二开关连接。Wherein, the first transmitter output port of the first transceiver is connected to the first port of the first transformer through a first switch, and the second transmitter output port of the first transceiver is connected to the first transformer The second port of is connected through the second switch.

为了实现线缆共享,保证基带数据的正确传输,所述第一开关和所述第二开关在所述第一收发器向所述总线发送基带数据时导通,在所述第一收发器接收所述总线发送的基带数据时断开。In order to realize cable sharing and ensure the correct transmission of baseband data, the first switch and the second switch are turned on when the first transceiver sends baseband data to the bus, and when the first transceiver receives The bus is disconnected when sending baseband data.

在一些实施例中,所述第一收发器的第一接收器输入端口与所述第一变压器的第一端口之间设有第一隔直电容;所述第一收发器的第二接收器输入端口与所述第一变压器的第二端口之间设有第二隔直电容。In some embodiments, a first DC blocking capacitor is provided between the first receiver input port of the first transceiver and the first port of the first transformer; the second receiver of the first transceiver A second DC blocking capacitor is provided between the input port and the second port of the first transformer.

具体地,在接收通路,所述第一收发器的接收器与所述第一变压器之间设有隔直电容。Specifically, in the receiving path, a DC blocking capacitor is provided between the receiver of the first transceiver and the first transformer.

其中,所述第一收发器的第一接收器输入端口与所述第一变压器的第一端口之间通过第一隔直电容连接;所述第一收发器的第二接收器输入端口与所述第一变压器的第二端口之间通过第二隔直电容连接。Wherein, the first receiver input port of the first transceiver is connected to the first port of the first transformer through a first DC blocking capacitor; the second receiver input port of the first transceiver is connected to the first port of the first transformer. The second ports of the first transformer are connected through a second DC blocking capacitor.

在一些实施例中,所述第二变压器的第一端口与第三负载电阻的第一端口连接;所述第二变压器的第二端口与第四负载电阻的第一端口连接;所述第三负载电阻与所述第四负载电阻的公共端口与第二电源电压连接;所述第二电源电压用于向第二收发器提供输出电压。In some embodiments, the first port of the second transformer is connected to the first port of the third load resistor; the second port of the second transformer is connected to the first port of the fourth load resistor; the third A common port of the load resistor and the fourth load resistor is connected to a second power supply voltage; the second power supply voltage is used to provide an output voltage to the second transceiver.

具体地,所述第二变压器的第一端口与第二端口之间还连接第三负载电阻和第四负载电阻,所述第三负载电阻的第一端口与第二变压器的第一端口连接,所述第四负载电阻的第一端口与第二变压器的第二端口连接。Specifically, a third load resistor and a fourth load resistor are connected between the first port and the second port of the second transformer, the first port of the third load resistor is connected to the first port of the second transformer, The first port of the fourth load resistor is connected to the second port of the second transformer.

本申请实施例中,第三负载电阻的第二端口即第四负载电阻的第二端口,即第三负载电阻与第四负载电阻的公共端,该公共端与第二电源电压连接,第二电源电压用于为第二收发器提供输出电压。In the embodiment of the present application, the second port of the third load resistor is the second port of the fourth load resistor, that is, the common terminal of the third load resistor and the fourth load resistor, the common terminal is connected to the second power supply voltage, and the second The supply voltage is used to provide an output voltage for the second transceiver.

在一些实施例中,所述第二收发器的第一接收器输出端口与所述第二变压器的第一端口之间设有第三开关;所述第二收发器的第二接收器输出端口与所述第二变压器的第二端口之间设有第四开关;所述第三开关和所述第四开关在所述第二收发器向所述总线发送基带数据时断开,在所述第二收发器接收所述总线发送的基带数据时导通。In some embodiments, a third switch is provided between the first receiver output port of the second transceiver and the first port of the second transformer; the second receiver output port of the second transceiver A fourth switch is provided between the second port of the second transformer; the third switch and the fourth switch are disconnected when the second transceiver sends baseband data to the bus, and the The second transceiver is turned on when receiving the baseband data sent by the bus.

具体地,在发送通路,所述第二收发器的接收器与所述第二变压器之间设有开关,以实现通过时分复用开关来共享线缆。Specifically, in the transmission path, a switch is provided between the receiver of the second transceiver and the second transformer, so as to share the cable through a time-division multiplexing switch.

其中,所述第二收发器的第一接收器输出端口与所述第二变压器的第一端口通过第三开关连接,所述第二收发器的第二接收器输出端口与所述第二变压器的第二端口通过第四开关连接。Wherein, the first receiver output port of the second transceiver is connected to the first port of the second transformer through a third switch, and the second receiver output port of the second transceiver is connected to the second transformer The second port of is connected through the fourth switch.

为了实现线缆共享,保证基带数据的正确传输,所述第三开关和所述第四开关在所述第二收发器向所述总线发送基带数据时导通,在所述第二收发器接收所述总线发送的基带数据时断开。In order to realize cable sharing and ensure the correct transmission of baseband data, the third switch and the fourth switch are turned on when the second transceiver sends baseband data to the bus, and when the second transceiver receives The bus is disconnected when sending baseband data.

在一些实施例中,所述第二收发器的第一发送器输入端口与所述第二变压器的第一端口之间设有第三隔直电容;所述第二收发器的第二发送器输入端口与所述第二变压器的第二端口之间设有第四隔直电容。In some embodiments, a third DC blocking capacitor is provided between the first transmitter input port of the second transceiver and the first port of the second transformer; the second transmitter of the second transceiver A fourth DC blocking capacitor is provided between the input port and the second port of the second transformer.

具体地,在接收通路,所述第二收发器的接收器与所述第二变压器之间设有隔直电容。Specifically, in the receiving path, a DC blocking capacitor is provided between the receiver of the second transceiver and the second transformer.

其中,所述第二收发器的第一发送器输入端口与所述第二变压器的第一端口之间通过第三隔直电容连接;所述第二收发器的第二发送器输入端口与所述第二变压器的第二端口之间通过第四隔直电容连接。Wherein, the first transmitter input port of the second transceiver is connected to the first port of the second transformer through a third DC blocking capacitor; the second transmitter input port of the second transceiver is connected to the first port of the second transformer. The second ports of the second transformer are connected through a fourth DC blocking capacitor.

在一些实施例中,所述第二收发器与所述总线之间设有第三变压器。In some embodiments, a third transformer is provided between the second transceiver and the bus.

具体地,在所述第二收发器与所述总线之间还设有第三变压器。所述第三变压器包括第一线圈、第二线圈和第三线圈。Specifically, a third transformer is also provided between the second transceiver and the bus. The third transformer includes a first coil, a second coil and a third coil.

本申请实施例提供的高速串行接口装置,通过在第二收发器与总线之间增加了第三变压器,并通过对第三变压器的线圈匝数的选取与调整,解决了发送器输出阻抗配问题和接收器输入高阻问题。The high-speed serial interface device provided by the embodiment of the present application solves the problem of transmitter output impedance matching by adding a third transformer between the second transceiver and the bus, and by selecting and adjusting the coil turns of the third transformer. problem and receiver input high impedance problem.

在一些实施例中,所述第二收发器的第一发送器输出端口与所述第三变压器的第一端口之间设有第五开关;所述第二收发器的第二发送器输出端口与所述第三变压器的第二端口之间设有第六开关;所述第五开关和所述第六开关在所述第二收发器向所述总线发送基带数据时导通,在所述第二收发器接收所述总线发送的基带数据时断开。In some embodiments, a fifth switch is provided between the first transmitter output port of the second transceiver and the first port of the third transformer; the second transmitter output port of the second transceiver A sixth switch is provided between the second port of the third transformer; the fifth switch and the sixth switch are turned on when the second transceiver sends baseband data to the bus, and the The second transceiver is disconnected when receiving the baseband data sent by the bus.

具体地,在发送通路,所述第二收发器的发送器与所述第三变压器之间设有开关,以实现通过时分复用开关来共享线缆。Specifically, in the transmission path, a switch is provided between the transmitter of the second transceiver and the third transformer, so as to share the cable through a time-division multiplexing switch.

其中,所述第二收发器的第一发送器输出端口与所述第三变压器的第一端口通过第五开关连接,所述第二收发器的第二发送器输出端口与所述第三变压器的第二端口通过第六开关连接。Wherein, the first transmitter output port of the second transceiver is connected to the first port of the third transformer through a fifth switch, and the second transmitter output port of the second transceiver is connected to the third transformer The second port of is connected through the sixth switch.

为了实现线缆共享,保证基带数据的正确传输,所述第五开关和所述第六开关在所述第二收发器向所述总线发送基带数据时导通,在所述第二收发器接收所述总线发送的基带数据时断开。In order to realize cable sharing and ensure correct transmission of baseband data, the fifth switch and the sixth switch are turned on when the second transceiver sends baseband data to the bus, and when the second transceiver receives The bus is disconnected when sending baseband data.

本申请提供的高速串行接口装置,包括第一收发器、第二收发器、变压器模块和独立电源,所述变压器模块设于第一收发器与第二收发器之间传输基带数据,并通过独立电源为第二收发器供电,避免了与线缆连接的变压器初级与次级隔离问题,保障了基带数据的正常传输,提高传输的稳定性。The high-speed serial interface device provided by the application includes a first transceiver, a second transceiver, a transformer module and an independent power supply, the transformer module is set between the first transceiver and the second transceiver to transmit baseband data, and through The independent power supply supplies power to the second transceiver, which avoids the primary and secondary isolation problem of the transformer connected to the cable, ensures the normal transmission of baseband data, and improves the stability of transmission.

下面通过具体示例对上述各实施例提供的高速串行接口装置进一步说明:The high-speed serial interface devices provided by the above-mentioned embodiments are further described below through specific examples:

示例1:图2是本申请实施例提供的高速串行接口装置的结构示意图之二,如图2所示,该分支电路的发送通路(终端发数据到总线)的工作流程如下所示:Example 1: Figure 2 is the second schematic diagram of the structure of the high-speed serial interface device provided by the embodiment of the present application. As shown in Figure 2, the workflow of the transmission path (the terminal sends data to the bus) of the branch circuit is as follows:

1、数字控制模块端口1和端口2发送高速差分串行基带数据,端口1为差分p端,端口2为差分n端。1. Port 1 and port 2 of the digital control module send high-speed differential serial baseband data, port 1 is a differential p-port, and port 2 is a differential n-port.

2、收发器TR1模块端口1和端口2接收高速差分串行基带数据,TR1的端口1与数字控制模块端口1连接,TR1的端口2与数字控制模块端口2连接。2. Port 1 and port 2 of the transceiver TR1 module receive high-speed differential serial baseband data, port 1 of TR1 is connected to port 1 of the digital control module, and port 2 of TR1 is connected to port 2 of the digital control module.

3、收发器TR1模块端口5和端口6分别连接开关T1和开关T2,其中,终端发送数据到总线时T1和T2导通,终端从总线接收数据时T1和T2断开,通过T1和T2收发器TR1发送高速差分串行基带数据到变压器T1的端口1和端口2。3. Port 5 and port 6 of the transceiver TR1 module are respectively connected to switch T1 and switch T2, wherein, when the terminal sends data to the bus, T1 and T2 are turned on, and when the terminal receives data from the bus, T1 and T2 are disconnected, and transmit and receive through T1 and T2 Transmitter TR1 sends high-speed differential serial baseband data to port 1 and port 2 of transformer T1.

4、负载电阻R1和负载电阻R2分别连接变压器T1的端口1和端口2,R1与R2的公共端接电源电压VDC10,VDC10为收发器TR1的发送器提供输出电压。4. The load resistor R1 and the load resistor R2 are respectively connected to port 1 and port 2 of the transformer T1, and the common terminal of R1 and R2 is connected to the power supply voltage VDC10, which provides the output voltage for the transmitter of the transceiver TR1.

5、变压器T1的端口3和端口4,通过线缆L1和线缆L2连接到变压器T2的端口3和端口4。5. The port 3 and the port 4 of the transformer T1 are connected to the port 3 and the port 4 of the transformer T2 through the cable L1 and the cable L2.

6、变压器T2的端口1和端口2分别连接到隔直电容C3左端和隔直电容C4左端,收发器TR2模块端口1和端口2分别连接到C3右端和C4右端,并接收来自变压器T2端口1和端口2的高速差分串行基带数据。6. Port 1 and port 2 of the transformer T2 are respectively connected to the left end of the DC blocking capacitor C3 and the left end of the DC blocking capacitor C4. and Port 2 for high-speed differential serial baseband data.

7、负载电阻R3和负载电阻R4分别连接变压器T2的端口1和端口2,R3与R4的公共端接电源电压VDC20,VDC20为收发器TR2的发送器提供输出电压。7. The load resistor R3 and the load resistor R4 are respectively connected to port 1 and port 2 of the transformer T2, and the common terminal of R3 and R4 is connected to the power supply voltage VDC20, which provides the output voltage for the transmitter of the transceiver TR2.

8、收发器TR2模块端口5和端口6分别连接开关T5和开关T6,其中,终端发送数据到总线时T5和T6导通,终端从总线接收数据时T5和T6断开,通过T5和T6收发器TR2发送高速差分串行基带数据到变压器T3的端口1和端口2。8. Port 5 and port 6 of the transceiver TR2 module are respectively connected to switch T5 and switch T6, wherein, when the terminal sends data to the bus, T5 and T6 are turned on, and when the terminal receives data from the bus, T5 and T6 are disconnected, and transmit and receive through T5 and T6 Transmitter TR2 sends high-speed differential serial baseband data to port 1 and port 2 of transformer T3.

9、高速差分串行基带数据通过变压器T3的端口5和端口6连接到总线BUS_P和BUS_N。9. The high-speed differential serial baseband data is connected to the buses BUS_P and BUS_N through ports 5 and 6 of the transformer T3.

如图2所示,该分支电路的接收通路(终端从总线接收数据)的工作流程如下所示:As shown in Figure 2, the workflow of the receive path (the terminal receives data from the bus) of the branch circuit is as follows:

1、数字控制模块端口3和端口4接收高速差分串行基带数据,端口3为差分p端,端口4为差分n端。1. Port 3 and port 4 of the digital control module receive high-speed differential serial baseband data, port 3 is a differential p-port, and port 4 is a differential n-port.

2、收发器TR1模块端口3和端口4发送高速差分串行基带数据,TR1的端口3与数字控制模块端口3连接,TR1的端口4与数字控制模块端口4连接。2. Port 3 and port 4 of the transceiver TR1 module transmit high-speed differential serial baseband data, port 3 of TR1 is connected to port 3 of the digital control module, and port 4 of TR1 is connected to port 4 of the digital control module.

3、收发器TR1模块端口7和端口8分别连接隔直电容C1左端和隔直电容C2左端。3. Port 7 and port 8 of the transceiver TR1 module are respectively connected to the left end of the DC blocking capacitor C1 and the left end of the DC blocking capacitor C2.

4、隔直电容C1右端和C2右端分别连接到变压器T1端口1和端口2,接收来自变压器T1端口1和端口2的高速差分串行基带数据。4. The right end of DC blocking capacitor C1 and the right end of C2 are respectively connected to port 1 and port 2 of transformer T1 to receive high-speed differential serial baseband data from port 1 and port 2 of transformer T1.

5、变压器T2的端口1和端口2分别连接开关T3和T4,其中,终端发送数据到总线时T3和T4断开,终端从总线接收数据时T3和T4导通,T3和T4分别连接到收发器TR2模块端口3和端口4。5. Port 1 and port 2 of the transformer T2 are respectively connected to switches T3 and T4, wherein T3 and T4 are disconnected when the terminal sends data to the bus, T3 and T4 are turned on when the terminal receives data from the bus, and T3 and T4 are respectively connected to the transceiver tor TR2 module port 3 and port 4.

6、收发器TR2模块端口7和端口8分别连接变压器T3的端口3和端口4。6. Port 7 and port 8 of the transceiver TR2 module are respectively connected to port 3 and port 4 of the transformer T3.

7、变压器T3的端口5和端口6分别连接到总线BUS_P和BUS_N来接收高速差分串行基带数据。7. Port 5 and port 6 of the transformer T3 are respectively connected to buses BUS_P and BUS_N to receive high-speed differential serial baseband data.

示例2:图3是本申请实施例提供的高速串行接口装置的结构示意图之三,如图3所示,使两个分支器共用一个数字控制,将高速串行接口装置用作中继器来扩展总线,支持主总线150扩展到从总线300的功能,支持更多的分支和更加灵活的布线。Example 2: Figure 3 is the third structural diagram of the high-speed serial interface device provided by the embodiment of the present application. As shown in Figure 3, two splitters share one digital control, and the high-speed serial interface device is used as a repeater To expand the bus, support the function of extending the main bus 150 to the slave bus 300, support more branches and more flexible wiring.

图3中的分支结构由数字控制模块、收发器(包括TR11、TR21、TR12和TR22)、变压器(包括T11、T21、T31以及T12、T22、T32)、开关(包括T11到T61以及T12到T62)组成。The branch structure in Figure 3 consists of digital control modules, transceivers (including TR11, TR21, TR12 and TR22), transformers (including T11, T21, T31 and T12, T22, T32), switches (including T11 to T61 and T12 to T62 )composition.

变压器T31和T32均包括第一线圈、第二线圈和第三线圈,第一线圈匝数为N1,第二线圈匝数为N2,第三线圈匝数为N3。Both the transformers T31 and T32 include a first coil, a second coil and a third coil, the number of turns of the first coil is N1, the number of turns of the second coil is N2, and the number of turns of the third coil is N3.

变压器T31和T32的线圈匝数N1和N3选取,使总线100欧姆的差分阻抗变换到变压器(T31和T32)端口1和端口2的差分阻抗等于发送器输出阻抗。变压器T31和T32的线圈匝数N2和N3选取,使接收器的差分输入阻抗变换到变压器(T31和T32)端口5和端口6的差分阻抗为高阻(kohm量级)。The coil turns N1 and N3 of the transformers T31 and T32 are selected so that the differential impedance of the bus 100 ohm is transformed to the differential impedance of the transformer (T31 and T32) ports 1 and 2 equal to the output impedance of the transmitter. The coil turns N2 and N3 of the transformers T31 and T32 are selected so that the differential input impedance of the receiver is converted to a high impedance (kohm order) for the differential impedance of ports 5 and 6 of the transformer (T31 and T32).

本申请实施例提供的高速串行接口装置,利用前置收发器驱动分支线缆,使得所述高速串行接口装置接收信号不受分支线长度的影响;通过独立电源为第二收发器供电,由于收发器之间的变压器没有抽头连接,故避免了前置供电系统变压器初级和次级的隔离问题,从而解决了解决分支长度引起信号码间干扰的问题,提高了抗共模干扰能力;此外,该高速串行接口装置布线简单,仍采用四根走线,在解决了供电问题的同时,能够在不增加线缆数量的基础上解决变压器隔离问题,兼容原有布线,提高了该高速串行接口装置的兼容性。The high-speed serial interface device provided in the embodiment of the present application uses the front transceiver to drive the branch cable, so that the signal received by the high-speed serial interface device is not affected by the length of the branch line; the second transceiver is powered by an independent power supply, Since there is no tap connection between the transformers between the transceivers, the isolation problem between the primary and secondary transformers of the pre-power supply system is avoided, thereby solving the problem of inter-symbol interference caused by the branch length and improving the ability to resist common-mode interference; in addition , the wiring of the high-speed serial interface device is simple, and still uses four wires. While solving the problem of power supply, it can solve the problem of transformer isolation without increasing the number of cables. It is compatible with the original wiring and improves the high-speed serial interface. line interface device compatibility.

需要说明的是,本申请上述各实施例中对单元/模块的划分是示意性的,仅仅为一种逻辑功能划分,实际实现时可以有另外的划分方式。另外,在本申请各个实施例中的各功能单元可以集成在一个处理单元中,也可以是各个单元单独物理存在,也可以两个或两个以上单元集成在一个单元中。上述集成的单元既可以采用硬件的形式实现,也可以采用软件功能单元的形式实现。It should be noted that the division of units/modules in the above embodiments of the present application is schematic, and is only a logical function division, and there may be other division methods in actual implementation. In addition, each functional unit in each embodiment of the present application may be integrated into one processing unit, each unit may exist separately physically, or two or more units may be integrated into one unit. The above-mentioned integrated units can be implemented in the form of hardware or in the form of software functional units.

另外需要说明的是:本申请实施例中术语“第一”、“第二”等是用于区别类似的对象,而不用于描述特定的顺序或先后次序。应该理解这样使用的术语在适当情况下可以互换,以便本申请的实施例能够以除了在这里图示或描述的那些以外的顺序实施,且“第一”、“第二”所区别的对象通常为一类,并不限定对象的个数,例如第一对象可以是一个,也可以是多个。In addition, it should be noted that the terms "first" and "second" in the embodiments of the present application are used to distinguish similar objects, and are not used to describe a specific order or sequence. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the application are capable of operation in sequences other than those illustrated or described herein and that "first" and "second" distinguish objects. It is usually one category, and the number of objects is not limited. For example, there may be one or more first objects.

显然,本领域的技术人员可以对本申请进行各种改动和变型而不脱离本申请的精神和范围。这样,倘若本申请的这些修改和变型属于本申请权利要求及其等同技术的范围之内,则本申请也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the application without departing from the spirit and scope of the application. In this way, if these modifications and variations of the present application fall within the scope of the claims of the present application and their equivalent technologies, the present application is also intended to include these modifications and variations.

Claims (10)

1.一种高速串行接口装置,其特征在于,包括:1. A high-speed serial interface device, characterized in that, comprising: 第一收发器、第二收发器、变压器模块和独立电源;a first transceiver, a second transceiver, a transformer module and an independent power supply; 其中,所述第一收发器与数字控制模块连接;所述第二收发器与总线连接;所述变压器模块设于所述第一收发器与所述第二收发器之间,用于在所述第一收发器和所述第二收发器之间传输基带数据;所述独立电源与所述第二收发器连接,用于向所述第二收发器供电。Wherein, the first transceiver is connected to the digital control module; the second transceiver is connected to the bus; the transformer module is arranged between the first transceiver and the second transceiver for The baseband data is transmitted between the first transceiver and the second transceiver; the independent power supply is connected to the second transceiver for supplying power to the second transceiver. 2.根据权利要求1所述的高速串行接口装置,其特征在于,所述变压器模块包括第一变压器和第二变压器;2. The high-speed serial interface device according to claim 1, wherein the transformer module includes a first transformer and a second transformer; 其中,所述第一变压器的第一端口与所述第一收发器的第一发送器输出端口连接,并与所述第一收发器的第一接收器输入端口连接;所述第一变压器的第二端口与所述第一收发器的第二发送器输出端口连接,并与所述第一收发器的第二接收器输入端口连接;所述第一变压器与所述第二变压器连接;所述第二变压器的第一端口与所述第二收发器的第一发送器输入端口连接,并与所述第二收发器的第一接收器输出端口连接;所述第二变压器的第二端口与所述第二收发器的第二发送器输入端口连接,并与所述第二收发器的第二接收器输出端口连接。Wherein, the first port of the first transformer is connected to the first transmitter output port of the first transceiver, and is connected to the first receiver input port of the first transceiver; the first transformer's The second port is connected to the second transmitter output port of the first transceiver and is connected to the second receiver input port of the first transceiver; the first transformer is connected to the second transformer; the The first port of the second transformer is connected to the first transmitter input port of the second transceiver, and is connected to the first receiver output port of the second transceiver; the second port of the second transformer Connected to a second transmitter input port of the second transceiver and connected to a second receiver output port of the second transceiver. 3.根据权利要求2所述的高速串行接口装置,其特征在于,所述第一变压器的第一端口与第一负载电阻的第一端口连接;所述第一变压器的第二端口与第二负载电阻的第一端口连接;所述第一负载电阻与所述第二负载电阻的公共端口与第一电源电压连接;所述第一电源电压用于向第一收发器提供输出电压。3. The high-speed serial interface device according to claim 2, wherein the first port of the first transformer is connected to the first port of the first load resistor; the second port of the first transformer is connected to the first port of the first load resistor The first ports of the two load resistors are connected; the common port of the first load resistor and the second load resistor is connected to a first power supply voltage; the first power supply voltage is used to provide an output voltage to the first transceiver. 4.根据权利要求2所述的高速串行接口装置,其特征在于,所述第一收发器的第一发送器输出端口与所述第一变压器的第一端口之间设有第一开关;所述第一收发器的第二发送器输出端口与所述第一变压器的第二端口之间设有第二开关;所述第一开关和所述第二开关在所述第一收发器向所述总线发送基带数据时导通,在所述第一收发器接收所述总线发送的基带数据时断开。4. The high-speed serial interface device according to claim 2, wherein a first switch is arranged between the first transmitter output port of the first transceiver and the first port of the first transformer; A second switch is provided between the second transmitter output port of the first transceiver and the second port of the first transformer; the first switch and the second switch are connected between the first transceiver and The bus is turned on when the baseband data is sent, and is turned off when the first transceiver receives the baseband data sent by the bus. 5.根据权利要求2所述的高速串行接口装置,其特征在于,所述第一收发器的第一接收器输入端口与所述第一变压器的第一端口之间设有第一隔直电容;所述第一收发器的第二接收器输入端口与所述第一变压器的第二端口之间设有第二隔直电容。5. The high-speed serial interface device according to claim 2, wherein a first DC blocking is provided between the first receiver input port of the first transceiver and the first port of the first transformer. Capacitor; a second DC blocking capacitor is provided between the second receiver input port of the first transceiver and the second port of the first transformer. 6.根据权利要求2所述的高速串行接口装置,其特征在于,所述第二变压器的第一端口与第三负载电阻的第一端口连接;所述第二变压器的第二端口与第四负载电阻的第一端口连接;所述第三负载电阻与所述第四负载电阻的公共端口与第二电源电压连接;所述第二电源电压用于向第二收发器提供输出电压。6. The high-speed serial interface device according to claim 2, wherein the first port of the second transformer is connected to the first port of the third load resistor; the second port of the second transformer is connected to the first port of the second transformer The first ports of the four load resistors are connected; the common port of the third load resistor and the fourth load resistor is connected to a second power supply voltage; the second power supply voltage is used to provide an output voltage to the second transceiver. 7.根据权利要求2所述的高速串行接口装置,其特征在于,所述第二收发器的第一接收器输出端口与所述第二变压器的第一端口之间设有第三开关;所述第二收发器的第二接收器输出端口与所述第二变压器的第二端口之间设有第四开关;所述第三开关和所述第四开关在所述第二收发器向所述总线发送基带数据时断开,在所述第二收发器接收所述总线发送的基带数据时导通。7. The high-speed serial interface device according to claim 2, wherein a third switch is arranged between the first receiver output port of the second transceiver and the first port of the second transformer; A fourth switch is provided between the second receiver output port of the second transceiver and the second port of the second transformer; the third switch and the fourth switch are connected between the second transceiver to The bus is turned off when sending baseband data, and turned on when the second transceiver receives the baseband data sent by the bus. 8.根据权利要求2所述的高速串行接口装置,其特征在于,所述第二收发器的第一发送器输入端口与所述第二变压器的第一端口之间设有第三隔直电容;所述第二收发器的第二发送器输入端口与所述第二变压器的第二端口之间设有第四隔直电容。8. The high-speed serial interface device according to claim 2, wherein a third DC blocking device is provided between the first transmitter input port of the second transceiver and the first port of the second transformer. Capacitor; a fourth DC blocking capacitor is provided between the second transmitter input port of the second transceiver and the second port of the second transformer. 9.根据权利要求1所述的高速串行接口装置,其特征在于,所述第二收发器与所述总线之间设有第三变压器。9. The high-speed serial interface device according to claim 1, wherein a third transformer is provided between the second transceiver and the bus. 10.根据权利要求9所述的高速串行接口装置,其特征在于,所述第二收发器的第一发送器输出端口与所述第三变压器的第一端口之间设有第五开关;所述第二收发器的第二发送器输出端口与所述第三变压器的第二端口之间设有第六开关;所述第五开关和所述第六开关在所述第二收发器向所述总线发送基带数据时导通,在所述第二收发器接收所述总线发送的基带数据时断开。10. The high-speed serial interface device according to claim 9, wherein a fifth switch is arranged between the first transmitter output port of the second transceiver and the first port of the third transformer; A sixth switch is provided between the second transmitter output port of the second transceiver and the second port of the third transformer; the fifth switch and the sixth switch are connected between the second transceiver to The bus is turned on when the baseband data is sent, and is turned off when the second transceiver receives the baseband data sent by the bus.
CN202310956869.2A 2023-08-01 2023-08-01 High-speed serial interface device Active CN116662239B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310956869.2A CN116662239B (en) 2023-08-01 2023-08-01 High-speed serial interface device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310956869.2A CN116662239B (en) 2023-08-01 2023-08-01 High-speed serial interface device

Publications (2)

Publication Number Publication Date
CN116662239A true CN116662239A (en) 2023-08-29
CN116662239B CN116662239B (en) 2023-12-22

Family

ID=87721077

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310956869.2A Active CN116662239B (en) 2023-08-01 2023-08-01 High-speed serial interface device

Country Status (1)

Country Link
CN (1) CN116662239B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008109329A1 (en) * 2007-03-02 2008-09-12 Rambus Inc. A bi-directional interface circuit having a switchable current-source bias
US20190280903A1 (en) * 2018-03-12 2019-09-12 Nxp B.V. Isolation circuit and method therefor
CN111162815A (en) * 2019-12-24 2020-05-15 深圳市优必选科技股份有限公司 Full-duplex communication circuit and full-duplex communication device
US20210250199A1 (en) * 2020-02-06 2021-08-12 Nxp B.V. Monolithic high-voltage transceiver connected to two different supply voltage domains
CN115695080A (en) * 2022-12-30 2023-02-03 北京国科天迅科技有限公司 A device for realizing high-speed serial data transmission
CN115695081A (en) * 2022-12-30 2023-02-03 北京国科天迅科技有限公司 Device for realizing high-speed serial data transmission

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008109329A1 (en) * 2007-03-02 2008-09-12 Rambus Inc. A bi-directional interface circuit having a switchable current-source bias
US20190280903A1 (en) * 2018-03-12 2019-09-12 Nxp B.V. Isolation circuit and method therefor
CN111162815A (en) * 2019-12-24 2020-05-15 深圳市优必选科技股份有限公司 Full-duplex communication circuit and full-duplex communication device
US20210250199A1 (en) * 2020-02-06 2021-08-12 Nxp B.V. Monolithic high-voltage transceiver connected to two different supply voltage domains
CN115695080A (en) * 2022-12-30 2023-02-03 北京国科天迅科技有限公司 A device for realizing high-speed serial data transmission
CN115695081A (en) * 2022-12-30 2023-02-03 北京国科天迅科技有限公司 Device for realizing high-speed serial data transmission

Also Published As

Publication number Publication date
CN116662239B (en) 2023-12-22

Similar Documents

Publication Publication Date Title
JP5436985B2 (en) High-speed digital galvanic isolator with built-in low-voltage differential signal interface
CN100433743C (en) System and method for transmitting a differential data signal from a signal source to a terminating device
US6051989A (en) Active termination of a conductor for bi-directional signal transmission
US4112253A (en) Device for the transmission of push-pull signals across a two-wire line in full duplex operation
CN115695080B (en) Device for realizing high-speed serial data transmission
CN104160669A (en) Transmitting multiple differential signals over a reduced number of physical channels
JPS60169253A (en) Communication network having master-slave type series structure
US20130182717A1 (en) Method And System For A Power Reduction Scheme For Ethernet PHYS
CN116701276A (en) High-speed serial data transmission device with detachable tail end
CN115695081B (en) Device for realizing high-speed serial data transmission
US7889752B2 (en) Dual ported network physical layer
CN115604059A (en) Receiving module and method for receiving differential signals in a serial bus system
US10056903B2 (en) Low power multilevel driver
US6703865B2 (en) Line-driver with power down loopback protection
EP1410589B1 (en) Transmitter with active differential termination
CN116662239A (en) High-speed serial interface device
CN117033294B (en) High-speed serial data transmission device
CN216819835U (en) Single-wire isolated communication device and system
JP7612826B1 (en) Impedance conversion device for adapting in-vehicle Gigabit Ethernet chips for coaxial cable transmission
CN117040562B (en) Full duplex transmitting and receiving circuit, serializer, deserializer and vehicle
CN111713078B (en) Subscriber station for a serial bus system and method for transmitting messages in a serial bus system
CN117076369A (en) High-speed serial data transmission device
US8054100B1 (en) Line transceiver apparatus for multiple transmission standards
US11750176B2 (en) Reflection attenuation device for a bus of a bus system, and method for attenuating reflections during a data transfer in a bus system
CN115776421A (en) Electromagnetic isolation circuit and method of high-speed network bus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant