[go: up one dir, main page]

CN115757212A - GB level single write read memory - Google Patents

GB level single write read memory Download PDF

Info

Publication number
CN115757212A
CN115757212A CN202211546765.6A CN202211546765A CN115757212A CN 115757212 A CN115757212 A CN 115757212A CN 202211546765 A CN202211546765 A CN 202211546765A CN 115757212 A CN115757212 A CN 115757212A
Authority
CN
China
Prior art keywords
read
write
once
page
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202211546765.6A
Other languages
Chinese (zh)
Other versions
CN115757212B (en
Inventor
杨艳萍
林琦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Weimi Technology Development Co ltd
Original Assignee
Beijing Weimi Technology Development Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Weimi Technology Development Co ltd filed Critical Beijing Weimi Technology Development Co ltd
Priority to CN202211546765.6A priority Critical patent/CN115757212B/en
Publication of CN115757212A publication Critical patent/CN115757212A/en
Application granted granted Critical
Publication of CN115757212B publication Critical patent/CN115757212B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Read Only Memory (AREA)

Abstract

本发明公开了一种GB级单次写读存储器,用标准NAND闪存做存储介质,标准的NAND ONFi作为外部接口;在外部接口上,成为只写一次,读一次的NAND存储器,每一数据页具有只写入一次,只读取一次的功能;读写以数据页面为单位,即便只读取页面的某一部分后放弃读取剩余部分,该页面也被视为读取了一次,将此页面内容清除。本发明以NAND闪存做存储介质,用具有页面读写允许表的附加控制器实现GB容量级别的仅允许一次写入,一次读出的存储器,控制效率高。

Figure 202211546765

The invention discloses a GB-level single-write-read memory, which uses standard NAND flash memory as a storage medium, and standard NAND ONFi as an external interface; on the external interface, it becomes a NAND memory that can only be written once and read once, and each data page It has the function of only writing once and reading only once; reading and writing is based on the data page, even if only a part of the page is read and the rest is given up, the page is considered to be read once, and this page Content cleared. The invention uses NAND flash memory as a storage medium, and uses an additional controller with a page read-write permission table to realize a memory with a GB capacity level that only allows one-time writing and one-time reading, and has high control efficiency.

Figure 202211546765

Description

GB级单次写读存储器GB level single write read memory

技术领域technical field

本发明涉及的是计算机系统的存储部件,具体涉及一种GB级单次写读存储器。The invention relates to a storage component of a computer system, in particular to a GB-level single write-read memory.

背景技术Background technique

存储器是各种数字设备的必要基础,常用访问方法可以分为两种:Memory is the necessary foundation of various digital devices, and common access methods can be divided into two types:

1.可多次写,可多次读(RAM,例如DRAM,SRAM等);1. It can be written multiple times and read multiple times (RAM, such as DRAM, SRAM, etc.);

2.一次写入,可以多次读出(ROM,例如PROM,EPROM等);2. Once written, can be read multiple times (ROM, such as PROM, EPROM, etc.);

当限制存储器在一次写入后,只能有一次有效内容读出时,这种访问方法称为单次写-单次读存储(Write_Once,Read_Once),写入一次,读出后破坏写入内容,只能正确读取一次。这种存储方式,可用于程序的访问互锁(存储器读写的单元长度一般为32位全字长,参考https://www.open-std.org/jtc1/sc22/wg21/docs/papers/2015/n4444.html,Linux-Kernel Memory Model),系统安全,数据信息安全(存储读写单元长度较长,涉及数据安全的一次写读存储器可以达到MB字节以上,参考信息一:Method for read oncememory,US7107388B2,https://patents.google.com/patent/US7107388B2/en,参考信息二:Read-once memory,公开号:US1049567B2,内容由知识产权出版社提供,https://wenku.baidu.com/view/29d6fcb7f624ccbff121dd36a32d7375a417c6b1.html)等。When the limited memory can only read valid content once after one write, this access method is called single write-single read storage (Write_Once, Read_Once), write once, and destroy the written content after reading , can only be read correctly once. This storage method can be used for program access interlocking (the unit length of memory read and write is generally 32-bit full word length, refer to https://www.open-std.org/jtc1/sc22/wg21/docs/papers/ 2015/n4444.html, Linux-Kernel Memory Model), system security, data information security (the length of the storage read-write unit is long, and the one-time write-read memory related to data security can reach more than MB bytes, reference information 1: Method for read oncememory, US7107388B2, https://patents.google.com/patent/US7107388B2/en, reference information 2: Read-once memory, publication number: US1049567B2, content provided by Intellectual Property Publishing House, https://wenku.baidu. com/view/29d6fcb7f624ccbff121dd36a32d7375a417c6b1.html), etc.

单次写读存储器(Write Once Read Once)在系统安全,数据安全保护上有特殊用途。通常一次读(READ ONCE MEMORY)由易失存储器(SRAM,DRAM等)或特制的存储介质实现,前者的存储容量以全字长(以32位字长计算),后者成本高昂难以达到GB级别容量。本发明存储控制器以NAND闪存做存储介质,用具有页面读写允许表的附加控制器实现GB容量级别的仅允许一次写入,一次读出的存储器。Write Once Read Once memory (Write Once Read Once) has a special purpose in system security and data security protection. Usually a read (READ ONCE MEMORY) is implemented by a volatile memory (SRAM, DRAM, etc.) or a special storage medium. The storage capacity of the former is a full word length (calculated as a 32-bit word length), while the latter is expensive and difficult to reach the GB level. capacity. The storage controller of the present invention uses NAND flash memory as a storage medium, and uses an additional controller with a page read and write permission table to realize a memory that only allows writing once and reading once at the GB capacity level.

发明内容Contents of the invention

针对现有技术上存在的不足,本发明目的是在于提供一种GB级单次写读存储器,存储控制器以NAND闪存做存储介质,用具有页面读写允许表的附加控制器实现GB容量级别的仅允许一次写入,一次读出的存储器,控制效率高。Aiming at the deficiencies in the prior art, the purpose of the present invention is to provide a GB-level single-write-read memory, the storage controller uses NAND flash memory as the storage medium, and an additional controller with a page read-write permission table realizes the GB capacity level Only allow one write, one read memory, high control efficiency.

为了实现上述目的,本发明是通过如下的技术方案来实现:GB级单次写读存储器,采用标准NAND闪存做存储介质,标准的NAND ONFi作为外部接口。在外部接口上,成为只写一次,读一次的NAND存储器(WRITE ONCE READ ONCE),每一数据页具有只写入一次,只读取一次的功能。读写以数据页面为单位,即便只读取页面的某一部分后放弃读取剩余部分,该页面也被视为读取了一次,将此页面内容清除。In order to achieve the above object, the present invention is realized through the following technical solutions: GB-level single write-read memory, using standard NAND flash memory as the storage medium, and standard NAND ONFi as the external interface. On the external interface, it becomes a NAND memory that can only be written once and read once (WRITE ONCE READ ONCE). Each data page has the function of writing only once and reading once. The unit of reading and writing is a data page. Even if only a part of the page is read and the rest of the page is abandoned, the page is considered to have been read once, and the content of this page is cleared.

所述的标准存储介质被分配为数据块、写入互锁模块(write lock blocks)和读出互锁模块(read lock blocks)三部分;写入互锁模块的一个字节控制一个数据块的一个页面的写操作,读出互锁模块的一个字节控制一个数据模块的读出操作;选定一个页面为512字节长度,写入互锁模块与读出互锁模块占用空间为数据模块空间的很小一部分(1/256)。Described standard storage medium is distributed into data block, write interlock module (write lock blocks) and read interlock module (read lock blocks) three parts; Write one byte of interlock module to control one data block For the write operation of a page, read a byte of the interlock module to control the read operation of a data module; select a page with a length of 512 bytes, and the space occupied by the write interlock module and the read interlock module is the data module A tiny fraction of the space (1/256).

所述的写入锁定模块控制字节的格式为,The format of the write lock module control byte is,

b0:0表示已初始化,1原始状态;b0:0 means initialized, 1 original state;

bit 1~2:模式:00-可重复使用的一次写一次读01-一次写一次读,10,11-保留;bit 1~2: mode: 00-reusable write once read 01-write once read, 10, 11-reserved;

bit 3:0-一次写锁定状态(locked),1-允许写(Permit write);bit 3:0-one write lock status (locked), 1-permit write (Permit write);

bit 4~7:保留附加扩展控制(aux control),包括做重复一次读写的次数。Bit 4~7: reserved for additional extended control (aux control), including the number of repeated reading and writing.

所述的读出锁定模块控制字节的格式为:The format of the read-out locking module control byte is:

b0:0-数据有效,1-无效数据;b0:0-data is valid, 1-invalid data;

bit 1~2:模式:00-一次写多次读01-一次写一次读,10,11-保留;bit 1~2: Mode: 00-write once and read multiple times 01-write once and read once, 10, 11-reserved;

bit 3:0-一次读出锁定状态(locked),1-允许读(Permit read);bit 3:0-read the lock status (locked) once, 1-permit read (Permit read);

bit 4~7:扩充保留。Bit 4~7: reserved for extension.

在一次写读存储器首次使用时,进行写锁定控制块和读锁定控制块的初始化,所有写锁定控制字节置为1111-1010状态;When a write-read memory is used for the first time, the write lock control block and the read lock control block are initialized, and all write lock control bytes are set to 1111-1010 states;

(允许重复使用已由一次读删除的时,设为1111-1000状态),允许写入;所有读锁定控制字节设置为1111-1011状态,数据无效。初始化的锁定控制块写入NAND闪存的控制区。(When allowing repeated use that has been deleted by one read, it is set to the 1111-1000 state), allowing writing; all read lock control bytes are set to the 1111-1011 state, and the data is invalid. The initialized lock control block is written into the control area of the NAND flash memory.

正常使用时,当收到复位信号后,控制器将闪存中的读写锁定控制块放入控制器中,对外接口的访问进行控制。放入控制器中的读写控制表(write permit map readpermit map)为闪存中(write lock block和read lock block)的镜像,放在控制器中以提高效率。In normal use, after receiving a reset signal, the controller puts the read-write lock control block in the flash memory into the controller to control access to the external interface. The read-write control table (write permit map readpermit map) placed in the controller is the mirror image of (write lock block and read lock block) in the flash memory, and is placed in the controller to improve efficiency.

当外接口对一个数据页写入时,控制器检验写控制表的相应写控制字的第三位,为1则按照外接口命令写入闪存,为0则忽略该写入操作。写入时,其闪存中的控制字也被更新;When the external interface writes a data page, the controller checks the third bit of the corresponding write control word in the write control table. If it is 1, it will write to the flash memory according to the external interface command, and if it is 0, the write operation will be ignored. When writing, the control word in its flash memory is also updated;

外接口读出一个数据页时,当控制器检验其读出控制表的相应控制字第零位为0(数据有效位)同时第三位为1(允许读)时,完成外接口的读操作。然后若读控制位的模式为一次读(第一第二位01),则将该页面全部置为0,达到销毁原来内容的目的,实现在介质上不可恢复的唯一一次正确数据读取。同时将控制器的读出控制字写入闪存,更新其读出控制字。When the external interface reads a data page, when the controller checks that the zeroth bit of the corresponding control word in the read control table is 0 (data valid bit) and the third bit is 1 (reading allowed), the read operation of the external interface is completed . Then if the mode of the read control bit is a read (first and second bits 01), then the page is all set to 0, so as to achieve the purpose of destroying the original content and realize the only correct data reading that cannot be recovered on the medium. At the same time, write the read-out control word of the controller into the flash memory, and update the read-out control word.

本发明的有益效果:本发明的存储器结构设计合理,存储控制器以NAND闪存做存储介质,用具有页面读写允许表的附加控制器实现GB容量级别的仅允许一次写入,一次读出的存储器,提高了控制效率。Beneficial effects of the present invention: the memory structure of the present invention is reasonably designed, the storage controller uses NAND flash memory as the storage medium, and the additional controller with the page reading and writing permission table realizes that the GB capacity level only allows one-time writing and one-time reading memory, which improves the control efficiency.

附图说明Description of drawings

下面结合附图和具体实施方式来详细说明本发明;The present invention is described in detail below in conjunction with accompanying drawing and specific embodiment;

图1为本发明的控制器原理图;Fig. 1 is a controller schematic diagram of the present invention;

图2为本发明的控制器的只写一次读一次的工作流程图;Fig. 2 is the work flow diagram of only writing once and reading once of controller of the present invention;

图3为本发明的具体实现流程图。Fig. 3 is a specific implementation flowchart of the present invention.

具体实施方式Detailed ways

为使本发明实现的技术手段、创作特征、达成目的与功效易于明白了解,下面结合具体实施方式,进一步阐述本发明。In order to make the technical means, creative features, goals and effects achieved by the present invention easy to understand, the present invention will be further described below in conjunction with specific embodiments.

参照图1-3,本具体实施方式采用以下技术方案:GB级单次写读存储器,采用标准NAND闪存做存储介质,标准的NAND ONFi作为外部接口。在外部接口上,成为只写一次,读一次的NAND存储器(WRITE ONCE READ ONCE),每一数据页具有只写入一次,只读取一次的功能。读写以数据页面为单位,即便只读取页面的某一部分后放弃读取剩余部分,该页面也被视为读取了一次,将此页面内容清除。Referring to Figures 1-3, this embodiment adopts the following technical solutions: GB-level single-write-read memory, using standard NAND flash memory as the storage medium, and standard NAND ONFi as the external interface. On the external interface, it becomes a NAND memory that can only be written once and read once (WRITE ONCE READ ONCE). Each data page has the function of writing only once and reading once. The unit of reading and writing is a data page. Even if only a part of the page is read and the rest of the page is abandoned, the page is considered to have been read once, and the content of this page is cleared.

所述的标准存储介质被分配为数据块、写入互锁模块(write lock blocks)和读出互锁模块(read lock blocks)三部分;写入互锁模块的一个字节控制一个数据块的一个页面的写操作,读出互锁模块的一个字节控制一个数据模块的读出操作;选定一个页面为512字节长度,写入互锁模块与读出互锁模块占用空间为数据模块空间的很小一部分(1/256)。Described standard storage medium is distributed into data block, write interlock module (write lock blocks) and read interlock module (read lock blocks) three parts; Write one byte of interlock module to control one data block For the write operation of a page, read a byte of the interlock module to control the read operation of a data module; select a page with a length of 512 bytes, and the space occupied by the write interlock module and the read interlock module is the data module A tiny fraction of the space (1/256).

本具体实施方式的控制器的原理图如图1所示,图中101,102为保存在闪存中的读写锁存控制块的镜像,以便提高控制效率。图中MCU用于控制块的初始化和更新。控制器的内外接口均为标准闪存接口,内接口连接标准闪存,主机在外接口看到的是实现了一次读(Read Once)标准的GB级容量闪存。The schematic diagram of the controller of this specific embodiment is shown in FIG. 1 , in which 101 and 102 are mirror images of the read-write latch control block stored in the flash memory, so as to improve control efficiency. In the figure, the MCU is used to initialize and update the control block. The internal and external interfaces of the controller are all standard flash memory interfaces, and the internal interface is connected to the standard flash memory. What the host sees on the external interface is a GB-level capacity flash memory that implements the Read Once standard.

本具体实施方式的控制器的只写一次读一次的工作流程如图2所示,图中201为控制块的初始化操作,202为写控制块的更新操作,203为读控制块的更新操作。具体实现流程如图3所示,图中301流程选择控制(可重复利用的单次写读与一次性单次写读存储器),302为在重复利用时的写控制块与读控制块的更新恢复。The work flow of the write-once-read-once controller of this specific embodiment is shown in Figure 2, in which 201 is the initialization operation of the control block, 202 is the update operation of the write control block, and 203 is the update operation of the read control block. The specific implementation process is shown in Figure 3, 301 process selection control in the figure (reusable single write read and one-time single write read memory), 302 is the update of the write control block and the read control block when reused recover.

实施例1:GB级单次写读存储器的控制流程如下:Embodiment 1: The control flow of GB-level single write-read memory is as follows:

加点开机后,如果写允许表(WRITE PERMIT MAP)和读允许表(READ PERMIT MAP)为全允许(全部为一)则控制器进入初始化阶段。After adding a point and starting up, if the write permission table (WRITE PERMIT MAP) and the read permission table (READ PERMIT MAP) are all allowed (all are one), then the controller enters the initialization stage.

正常写读阶段(唯一一次写,唯一一次读)。Normal write and read phase (the only time to write, the only time to read).

回收复用阶段。单纯的一次读存储器在一次有效写,一次有效读后,除了表示该页面已被使用过外,没有其它任何有效内容了,其存储容量处于废止状态。本控制器实施可采用重复使用的选项,即在有效内容已被一次有效读出并被销毁后,将其重复用于下一次的单次写读(Write Once,Read Once)。在控制子的保留数位中标明该页面已被重复使用过至少1次。这样提高了闪存的利用率。Recycling stage. After a simple read-once memory is effectively written and read once, there is no other valid content except that the page has been used, and its storage capacity is in an abolished state. This controller implementation can adopt the reuse option, that is, after the valid content has been effectively read once and destroyed, it is reused for the next single write and read (Write Once, Read Once). Indicate that the page has been reused at least once in the reserved digits of the control subsection. This improves the utilization of the flash memory.

以上显示和描述了本发明的基本原理和主要特征和本发明的优点。本行业的技术人员应该了解,本发明不受上述实施例的限制,上述实施例和说明书中描述的只是说明本发明的原理,在不脱离本发明精神和范围的前提下,本发明还会有各种变化和改进,这些变化和改进都落入要求保护的本发明范围内。本发明要求保护范围由所附的权利要求书及其等效物界定。The basic principles and main features of the present invention and the advantages of the present invention have been shown and described above. Those skilled in the industry should understand that the present invention is not limited by the above-mentioned embodiments. What are described in the above-mentioned embodiments and the description only illustrate the principle of the present invention. Without departing from the spirit and scope of the present invention, the present invention will also have Variations and improvements are possible, which fall within the scope of the claimed invention. The protection scope of the present invention is defined by the appended claims and their equivalents.

Claims (6)

1.GB级单次写读存储器,其特征在于,采用标准NAND闪存做存储介质,标准的NANDONFi作为外部接口;在外部接口上,成为只写一次,读一次的NAND存储器,每一数据页具有只写入一次,只读取一次的功能;读写以数据页面为单位,即便只读取页面的某一部分后放弃读取剩余部分,该页面也被视为读取了一次,将此页面内容清除。1. GB-level single write-read memory, characterized in that standard NAND flash memory is used as storage medium, and standard NAND ONFi is used as external interface; on the external interface, it becomes a NAND memory that can only be written once and read once, and each data page has The function of writing only once and reading only once; read and write is based on the data page, even if only a part of the page is read and the rest is given up, the page is regarded as read once, and the content of this page is read clear. 2.根据权利要求1所述的GB级单次写读存储器,其特征在于,所述的标准存储介质被分配为数据块、写入互锁模块和读出互锁模块三部分;写入互锁模块的一个字节控制一个数据块的一个页面的写操作,读出互锁模块的一个字节控制一个数据模块的读出操作;选定一个页面为512字节长度,写入互锁模块与读出互锁模块占用空间为数据模块空间1/256。2. The GB-level single-write-read memory according to claim 1, wherein the standard storage medium is divided into three parts: a data block, a write-in interlock module, and a read-out interlock module; One byte of the lock module controls the write operation of one page of a data block, and one byte of the read interlock module controls the read operation of one data module; select a page with a length of 512 bytes and write it into the interlock module The space occupied by the readout interlock module is 1/256 of the data module space. 3.根据权利要求2所述的GB级单次写读存储器,其特征在于,所述的写入锁定模块控制字节的格式为:3. GB level single write-read memory according to claim 2, is characterized in that, the format of described write lock module control byte is: b0:0表示已初始化,1原始状态;b0:0 means initialized, 1 original state; bit 1~2:模式:00-可重复使用的一次写一次读01-一次写一次读,10,11-保留;bit 1~2: mode: 00-reusable write once read 01-write once read, 10, 11-reserved; bit 3:0-一次写锁定状态,1-允许写;bit 3: 0-one-time write lock status, 1-allow writing; bit 4~7:保留附加扩展控制,包括做重复一次读写的次数。Bit 4~7: Reserve additional expansion control, including the number of repeated reading and writing. 4.根据权利要求2所述的GB级单次写读存储器,其特征在于,所述的读出锁定模块控制字节的格式为:4. GB level single write-read memory according to claim 2, is characterized in that, the format of described read-out locking module control byte is: b0:0-数据有效,1-无效数据;b0:0-data is valid, 1-invalid data; bit 1~2:模式:00-一次写多次读01-一次写一次读,10,11-保留;bit 1~2: Mode: 00-write once and read multiple times 01-write once and read once, 10, 11-reserved; bit 3:0-一次读出锁定状态,1-允许读;bit 3: 0-read the lock status once, 1-allow reading; bit 4~7:扩充保留。Bit 4~7: reserved for extension. 5.根据权利要求1所述的GB级单次写读存储器,其特征在于,在一次写读存储器首次使用时,进行写锁定控制块和读锁定控制块的初始化,所有写锁定控制字节置为1111-1010状态;5. GB-level single write-read memory according to claim 1, is characterized in that, when once write-read memory is used for the first time, the initialization of write lock control block and read lock control block is carried out, and all write lock control bytes are reset. 1111-1010 status; 允许重复使用已由一次读删除的时,设为1111-1000状态,允许写入;所有读锁定控制字节设置为1111-1011状态,数据无效;初始化的锁定控制块写入NAND闪存的控制区。When the data that has been deleted by a read is allowed to be reused, it is set to the state of 1111-1000, and writing is allowed; all read lock control bytes are set to the state of 1111-1011, and the data is invalid; the initialized lock control block is written to the control area of the NAND flash memory . 6.根据权利要求1所述的GB级单次写读存储器,其特征在于,正常使用时,当收到复位信号后,控制器将闪存中的读写锁定控制块放入控制器中,对外接口的访问进行控制;放入控制器中的读写控制表为闪存中的镜像,放在控制器中以提高效率;6. The GB-level single-write-read memory according to claim 1 is characterized in that, during normal use, after receiving the reset signal, the controller puts the read-write lock control block in the flash memory into the controller, and externally The access of the interface is controlled; the read-write control table placed in the controller is a mirror image in the flash memory, which is placed in the controller to improve efficiency; 当外接口对一个数据页写入时,控制器检验写控制表的相应写控制字的第三位,为1则按照外接口命令写入闪存,为0则忽略该写入操作;写入时,其闪存中的控制字也被更新;When the external interface writes a data page, the controller checks the third bit of the corresponding write control word in the write control table. If it is 1, it will write to the flash memory according to the external interface command, and if it is 0, the write operation will be ignored; when writing , the control word in its flash memory is also updated; 外接口读出一个数据页时,当控制器检验其读出控制表的相应控制字第零位为0同时第三位为1时,完成外接口的读操作;然后若读控制位的模式为一次读,则将该页面全部置为0,达到销毁原来内容的目的,实现在介质上不可恢复的唯一一次正确数据读取;同时将控制器的读出控制字写入闪存,更新其读出控制字。When the external interface reads a data page, when the controller checks that the zeroth bit of the corresponding control word in the read control table is 0 and the third bit is 1, the read operation of the external interface is completed; then if the mode of the read control bit is Once read, all the pages are set to 0 to achieve the purpose of destroying the original content and realize the only correct data read that cannot be recovered on the medium; at the same time, write the read control word of the controller into the flash memory to update its read control word.
CN202211546765.6A 2022-12-05 2022-12-05 GB-level read-once write memory Active CN115757212B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211546765.6A CN115757212B (en) 2022-12-05 2022-12-05 GB-level read-once write memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211546765.6A CN115757212B (en) 2022-12-05 2022-12-05 GB-level read-once write memory

Publications (2)

Publication Number Publication Date
CN115757212A true CN115757212A (en) 2023-03-07
CN115757212B CN115757212B (en) 2025-10-28

Family

ID=85343126

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211546765.6A Active CN115757212B (en) 2022-12-05 2022-12-05 GB-level read-once write memory

Country Status (1)

Country Link
CN (1) CN115757212B (en)

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1133534A (en) * 1994-03-24 1996-10-16 Dva公司 Detector for initial code
US5603001A (en) * 1994-05-09 1997-02-11 Kabushiki Kaisha Toshiba Semiconductor disk system having a plurality of flash memories
US6418506B1 (en) * 1996-12-31 2002-07-09 Intel Corporation Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
JP2002215458A (en) * 2000-12-22 2002-08-02 Zuu Hou Chen Operating method and configuration for controlling access attribute of memory storage page
CN1377481A (en) * 1999-09-30 2002-10-30 M-系统闪光盘先锋有限公司 Removable active, personal storage device, system and method
US20040215908A1 (en) * 2003-04-25 2004-10-28 Zimmer Vincent J. Method for read once memory
JP2008305061A (en) * 2007-06-06 2008-12-18 Panasonic Corp MEMORY CONTROLLER, NONVOLATILE STORAGE DEVICE, AND NONVOLATILE STORAGE SYSTEM
CN101498994A (en) * 2009-02-16 2009-08-05 华中科技大学 Solid state disk controller
CN104346131A (en) * 2013-08-05 2015-02-11 豪威科技(上海)有限公司 Host control method supporting batch reading and writing of slave register
CN104657283A (en) * 2015-02-04 2015-05-27 成都三零嘉微电子有限公司 Method for improving read/write performance of NFTL (Nand flash translation layer) algorithm
CN105718206A (en) * 2014-12-03 2016-06-29 中国人民解放军国防科学技术大学 Flash translation layer capable of perceiving RAID (Redundant Array of Independent Disks) and implementation method thereof
CN106951376A (en) * 2017-02-27 2017-07-14 清华大学 Towards the fine granularity nonvolatile cache system and buffer memory management method of flash memory
CN107807858A (en) * 2017-10-30 2018-03-16 北京神州绿盟信息安全科技股份有限公司 One kind read-write lock operation method and system, equipment
US20200185037A1 (en) * 2018-12-10 2020-06-11 Proton World International N.V. Read-once memory

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1133534A (en) * 1994-03-24 1996-10-16 Dva公司 Detector for initial code
US5603001A (en) * 1994-05-09 1997-02-11 Kabushiki Kaisha Toshiba Semiconductor disk system having a plurality of flash memories
US6418506B1 (en) * 1996-12-31 2002-07-09 Intel Corporation Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
CN1377481A (en) * 1999-09-30 2002-10-30 M-系统闪光盘先锋有限公司 Removable active, personal storage device, system and method
JP2002215458A (en) * 2000-12-22 2002-08-02 Zuu Hou Chen Operating method and configuration for controlling access attribute of memory storage page
US20040215908A1 (en) * 2003-04-25 2004-10-28 Zimmer Vincent J. Method for read once memory
JP2008305061A (en) * 2007-06-06 2008-12-18 Panasonic Corp MEMORY CONTROLLER, NONVOLATILE STORAGE DEVICE, AND NONVOLATILE STORAGE SYSTEM
CN101498994A (en) * 2009-02-16 2009-08-05 华中科技大学 Solid state disk controller
CN104346131A (en) * 2013-08-05 2015-02-11 豪威科技(上海)有限公司 Host control method supporting batch reading and writing of slave register
CN105718206A (en) * 2014-12-03 2016-06-29 中国人民解放军国防科学技术大学 Flash translation layer capable of perceiving RAID (Redundant Array of Independent Disks) and implementation method thereof
CN104657283A (en) * 2015-02-04 2015-05-27 成都三零嘉微电子有限公司 Method for improving read/write performance of NFTL (Nand flash translation layer) algorithm
CN106951376A (en) * 2017-02-27 2017-07-14 清华大学 Towards the fine granularity nonvolatile cache system and buffer memory management method of flash memory
CN107807858A (en) * 2017-10-30 2018-03-16 北京神州绿盟信息安全科技股份有限公司 One kind read-write lock operation method and system, equipment
US20200185037A1 (en) * 2018-12-10 2020-06-11 Proton World International N.V. Read-once memory

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
JUN, B等: "Flexible WOM Codes for NAND Flash Memory Based on Raptor-Like Codes", JOURNAL OF COMMUNICATIONS AND NETWORKS, 28 December 2018 (2018-12-28) *
陈超等: "一种基于闪存的混合存储仿真系统", 信息科技, 15 June 2015 (2015-06-15) *
黄耀钦;邓玉辉;: "MFTL:一种基于固态盘系统非对齐更新数据的合并策略", 小型微型计算机系统, no. 06, 15 June 2018 (2018-06-15) *

Also Published As

Publication number Publication date
CN115757212B (en) 2025-10-28

Similar Documents

Publication Publication Date Title
JP4633802B2 (en) Nonvolatile storage device, data read method, and management table creation method
DE102017113439B4 (en) Mapping tables for storage devices
US8291155B2 (en) Data access method, memory controller and memory storage system
TW573250B (en) Flash memory system and method of merge of storage data
TWI385523B (en) Data backup method for a flash memory and controller and storage system using the same
CN103699344B (en) Nonvolatile memory device and method of operating the same
US20080028132A1 (en) Non-volatile storage device, data storage system, and data storage method
EP3385846B1 (en) Method and device for processing access request, and computer system
CN108431783A (en) Access request processing method, device and computer system
TWI498899B (en) Data writing method, memory controller and memory storage apparatus
CN103136108B (en) Flash memory device and data reading method thereof
TWI421870B (en) Data writing method for a flash memory, and controller and storage system using the same
TWI413897B (en) Flash memory device and data access method for flash memories
US7596665B2 (en) Mechanism for a processor to use locking cache as part of system memory
JP2007109197A (en) Semiconductor integrated circuit device and generation method of address conversion table
JP4242245B2 (en) Flash ROM control device
CN112035065A (en) Data writing method, device and equipment and computer readable storage medium
CN115757212A (en) GB level single write read memory
TWI428743B (en) Data writing method, memory controller and memory storage apparatus
JP2005115562A (en) Flash rom controller
TWI821965B (en) Method and computer program product and apparatus for accessing to encoding-history information
TW201621668A (en) Data storage device and data writing method thereof
US11620234B2 (en) Operation-deterministic write operations for data recovery and integrity checks
TW201337553A (en) Data writing method, memory controller and memory storage apparatus
US20210303212A1 (en) Data processing method and memory controller utilizing the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20230726

Address after: 1707, Dongfang Science and technology building, 16 Keyuan Road, science and Technology Park community, Yuehai street, Nanshan District, Shenzhen, Guangdong 518000

Applicant after: Shenzhen Weimi Technology Co.,Ltd.

Address before: 100095 Room 136, the first floor of the 17th floor of the supporting commercial building in the Maker Town Community, Wenquan Town, Haidian District, Beijing

Applicant before: BEIJING WEIMI TECHNOLOGY DEVELOPMENT Co.,Ltd.

TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20231017

Address after: Room 136, 1st Floor, Building 17, Chuanke Town Community Supporting Commercial Building, Wenquan Town, Haidian District, Beijing, 100000

Applicant after: BEIJING WEIMI TECHNOLOGY DEVELOPMENT Co.,Ltd.

Address before: 1707, Dongfang Science and technology building, 16 Keyuan Road, science and Technology Park community, Yuehai street, Nanshan District, Shenzhen, Guangdong 518000

Applicant before: Shenzhen Weimi Technology Co.,Ltd.

GR01 Patent grant
GR01 Patent grant