CN103066968B - A kind of level restorer for transfer tube selector - Google Patents
A kind of level restorer for transfer tube selector Download PDFInfo
- Publication number
- CN103066968B CN103066968B CN201110317481.5A CN201110317481A CN103066968B CN 103066968 B CN103066968 B CN 103066968B CN 201110317481 A CN201110317481 A CN 201110317481A CN 103066968 B CN103066968 B CN 103066968B
- Authority
- CN
- China
- Prior art keywords
- level
- selector
- pmos
- nmos
- tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
Description
技术领域 technical field
本发明涉及集成电路技术领域,特别涉及一种高速电路的结构设计,是一种用于传输管选择器的电平恢复器。The invention relates to the technical field of integrated circuits, in particular to a structural design of a high-speed circuit, and is a level restorer used for a transmission tube selector.
背景技术 Background technique
MOS传输管在传输高电平或低电平时会有阈值变化,对于单个NMOS管而言,传输高电平时,输出电压最大为vdd-vth;对于单个PMOS管而言,传输低电平时,输出电压最小为vth,对于下一级CMOS电路来说,当前级NMOS管传输高电平,或PMOS管传输低电平时,CMOS电路的PMOS管和NMOS管会同时处于导通状态,从而产生一个短路电流,这个短路电流增加了芯片的静态功耗。The MOS transmission tube will have a threshold change when it transmits a high level or a low level. For a single NMOS tube, when transmitting a high level, the maximum output voltage is vdd-vth; for a single PMOS tube, when transmitting a low level, the output The minimum voltage is vth. For the next-level CMOS circuit, when the current NMOS tube transmits a high level, or the PMOS tube transmits a low level, the PMOS tube and the NMOS tube of the CMOS circuit will be in the conduction state at the same time, resulting in a short circuit. Current, this short-circuit current increases the static power consumption of the chip.
现有解决办法的电平恢复器如图7的X72所示,该电路由一个反相器加一个PMOS上拉管组成(Jan M.Rabaey,AnanthaChandrakasan,Borivoje Nikolic,数字集成电路--设计透视,清华大学出版社.274-275.2004),但后面需要加一个反相器X73(保证信号的逻辑不变),为了确保选择器电路功能不会失效,上拉管一般做成倒比管,在选择器电路不工作时,通过电平恢复器可以使选择器输出端拉到高电平,但由于采用倒比管,上拉时间较长,从而产生功耗。但如果选择器的输出驱动为门电路,我们就需要在非传输路径上加上一个电平恢复器(如图8的X82所示),增大面积的同时也会增大延时。The level restorer of existing solution is shown in X72 of Fig. 7, and this circuit is made up of an inverter plus a PMOS pull-up tube (Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, digital integrated circuit--design perspective, Tsinghua University Press. 274-275.2004), but an inverter X73 needs to be added later (to ensure that the logic of the signal remains unchanged). When the selector circuit is not working, the output terminal of the selector can be pulled to a high level through the level restorer, but due to the use of an inverse ratio tube, the pull-up time is longer, resulting in power consumption. However, if the output drive of the selector is a gate circuit, we need to add a level restorer (as shown in X82 in Figure 8) to the non-transmission path, which will increase the delay while increasing the area.
发明内容Contents of the invention
本发明的目的是提出一种用于传输管选择器的电平恢复器,以克服现有技术的不足,其能够快速消除传输管输出电压的阈值变化,从而减小电路的延时。The purpose of the present invention is to propose a level restorer for the transmission tube selector to overcome the shortcomings of the prior art, which can quickly eliminate the threshold value change of the output voltage of the transmission tube, thereby reducing the delay of the circuit.
为达到上述目的,本发明的技术解决方案是:For achieving the above object, technical solution of the present invention is:
一种用于传输管选择器的电平恢复器,包括:一级或N级NMOS传输管组成的选择器电路;其还包括一个电平恢复器;电平恢复器,包括一个NMOS管和一个PMOS管,PMOS管的漏极接在选择器的输出端,源级接电源端vdd,NMOS管的漏级与PMOS管的栅极相接,NMOS管源级接电源端gnd,栅极接选择器的输出端。A level restorer for a transmission tube selector, comprising: a selector circuit composed of one-level or N-level NMOS transmission tubes; it also includes a level restorer; the level restorer includes an NMOS transistor and a PMOS tube, the drain of the PMOS tube is connected to the output terminal of the selector, the source is connected to the power supply terminal vdd, the drain of the NMOS tube is connected to the gate of the PMOS tube, the source of the NMOS tube is connected to the power supply terminal gnd, and the gate is connected to the selector the output terminal of the device.
所述的用于传输管选择器的电平恢复器,其所述电平恢复器中的NMOS管,在NMOS管本身的栅漏相连后,再与PMOS管的栅极相接,NMOS管源级接电源端gnd。In the level restorer used for the transmission tube selector, the NMOS transistor in the level restorer is connected to the gate of the PMOS transistor after the gate drain of the NMOS transistor itself is connected, and the source of the NMOS transistor The stage is connected to the power terminal gnd.
所述的用于传输管选择器的电平恢复器,其所述电平恢复器,包括一个NMOS管和两个PMOS管,第一PMOS管的漏极接在选择器的输出端,源级接电源端vdd,NMOS管本身的栅漏相连后,再与第一PMOS管的栅极相接,NMOS管源级接电源端gnd,第二PMOS管本身的栅漏相接后与NMOS管的栅极相连,第二PMOS管源级接电源端vdd。The level restorer used for the transmission tube selector, the level restorer includes an NMOS transistor and two PMOS transistors, the drain of the first PMOS transistor is connected to the output terminal of the selector, and the source stage Connect to the power supply terminal vdd, connect the gate and drain of the NMOS tube itself, and then connect to the gate of the first PMOS tube, the source of the NMOS tube is connected to the power supply terminal gnd, and connect the gate and drain of the second PMOS tube itself to the gate of the NMOS tube The gate is connected, and the source of the second PMOS tube is connected to the power supply terminal vdd.
一种用于传输管选择器的电平恢复器,包括:一级或N级PMOS传输管组成的选择器电路;其还包括一个电平恢复器;电平恢复器,包括一个NMOS管和一个PMOS管,NMOS管的漏极接在选择器的输出端,源级接电源端gnd,PMOS管的漏级与NMOS管的栅极相接,PMOS管源级接电源端vdd,栅极接选择器的输出端。A level restorer for a transmission tube selector, comprising: a selector circuit composed of one-level or N-level PMOS transmission tubes; it also includes a level restorer; the level restorer includes an NMOS transistor and a The drain of the PMOS tube, the drain of the NMOS tube is connected to the output terminal of the selector, the source is connected to the power supply terminal gnd, the drain of the PMOS tube is connected to the gate of the NMOS tube, the source of the PMOS tube is connected to the power supply terminal vdd, and the gate is connected to the selector the output terminal of the device.
所述的用于传输管选择器的电平恢复器,其所述电平恢复器中的PMOS管,在PMOS管本身的栅漏相连后,再与NMOS管的栅极相接,PMOS管源级接电源端vdd。In the level restorer used for the transmission tube selector, the PMOS transistor in the level restorer is connected to the gate of the NMOS transistor after the gate drain of the PMOS transistor itself is connected, and the source of the PMOS transistor The stage is connected to the power supply terminal vdd.
所述的用于传输管选择器的电平恢复器,其所述电平恢复器,包括两个NMOS管和一个PMOS管,第一NMOS管的漏极接在选择器的输出端,源级接电源端gnd,PMOS管本身的栅漏相连后与第一NMOS管的栅极相接,PMOS管源级接电源端vdd,第二NMOS管本身的栅漏相接后与PMOS管的栅极相连,第二NMOS管源级接电源端gnd。The level restorer for the transmission tube selector, the level restorer includes two NMOS transistors and a PMOS transistor, the drain of the first NMOS transistor is connected to the output terminal of the selector, and the source stage Connect to the power supply terminal gnd, the gate drain of the PMOS tube itself is connected to the gate of the first NMOS tube, the source of the PMOS tube is connected to the power supply terminal vdd, and the gate drain of the second NMOS tube itself is connected to the gate of the PMOS tube connected, and the source of the second NMOS tube is connected to the power terminal gnd.
本发明电路与现有技术相比的有益效果是:在传输管选择器电路不工作时,该电平恢复器可以极快速地将选择器的输出端置于固定电平,很大程度上减少了上拉或下拉时间,降低了静态功耗,在选择器电路工作时,电平恢复器可以快速消除传输管输出电压的阈值变化,从而减少短路电流和电路的延时;与传统的电平恢复器相比,本发明的电平恢复速度更快,使得选择器的延时更小,并且可以适用于当后级驱动电路为门电路的情况,而传统的电平恢复器的上拉或下拉管必须横跨一个反相器,利用一个反馈回路,当后级驱动电路为门电路时,就需要在非传输路径上加一级反相器和一个MOS管,增大面积的同时也会增大延时。Compared with the prior art, the circuit of the present invention has the beneficial effects that: when the transmission tube selector circuit is not working, the level restorer can very quickly place the output end of the selector at a fixed level, greatly reducing the The pull-up or pull-down time is reduced, and the static power consumption is reduced. When the selector circuit is working, the level restorer can quickly eliminate the threshold change of the output voltage of the transmission tube, thereby reducing the short-circuit current and circuit delay; compared with the traditional level Compared with the restorer, the level recovery speed of the present invention is faster, so that the delay of the selector is smaller, and it can be applied to the situation when the subsequent driving circuit is a gate circuit, while the pull-up or pull-up of the traditional level restorer The pull-down tube must span an inverter and use a feedback loop. When the post-stage drive circuit is a gate circuit, it is necessary to add an inverter and a MOS tube to the non-transmission path, which increases the area and also reduces the Increase the delay.
附图说明 Description of drawings
图1为本发明一种用于传输管选择器的电平恢复器实施例1示意图,是用于NMOS管组成的选择器电路;Fig. 1 is a schematic diagram of Embodiment 1 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for NMOS tubes;
图2为本发明一种用于传输管选择器的电平恢复器实施例2示意图,是用于NMOS管组成的选择器电路;Fig. 2 is a schematic diagram of Embodiment 2 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for NMOS tubes;
图3为本发明一种用于传输管选择器的电平恢复器实施例3示意图,是用于NMOS管组成的选择器电路;Fig. 3 is a schematic diagram of Embodiment 3 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for NMOS tubes;
图4为本发明一种用于传输管选择器的电平恢复器实施例4示意图,是用于PMOS管组成的选择器电路;Fig. 4 is a schematic diagram of Embodiment 4 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for a PMOS tube;
图5为本发明一种用于传输管选择器的电平恢复器实施例5示意图,是用于PMOS管组成的选择器电路;Fig. 5 is a schematic diagram of Embodiment 5 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for a PMOS tube;
图6为本发明一种用于传输管选择器的电平恢复器实施例6示意图,是用于PMOS管组成的选择器电路;Fig. 6 is a schematic diagram of Embodiment 6 of a level restorer for a transmission tube selector of the present invention, which is a selector circuit for a PMOS tube;
图7为现有用于NMOS管组成的选择器电路的电平恢复器;FIG. 7 is an existing level restorer for a selector circuit composed of NMOS transistors;
图8为当输出驱动为门电路时,现有用于NMOS管组成的选择器电路的电平恢复器。FIG. 8 is a conventional level restorer for a selector circuit composed of NMOS transistors when the output is driven as a gate circuit.
具体实施方式 Detailed ways
本发明的一种用于传输管选择器的电平恢复器,其中电平恢复器有以下几种实现方式:A level restorer used for the transmission tube selector of the present invention, wherein the level restorer has the following implementation methods:
(1)一种用于NMOS管组成的选择器电路的电平恢复器,电平恢复器由一个NMOS管和一个PMOS管组成,PMOS管的漏极接在选择器的输出端,源级接电源端vdd,NMOS管的漏级与PMOS管的栅极相接,NMOS管源级接电源端gnd,栅极接选择器的输出端。(1) A level restorer for a selector circuit composed of NMOS transistors. The level restorer is composed of an NMOS transistor and a PMOS transistor. The drain of the PMOS transistor is connected to the output terminal of the selector, and the source is connected to the selector circuit. The power supply terminal vdd, the drain of the NMOS transistor is connected to the gate of the PMOS transistor, the source of the NMOS transistor is connected to the power supply terminal gnd, and the gate is connected to the output terminal of the selector.
(2)一种用于NMOS管组成的选择器电路的电平恢复器,电平恢复器由一个NMOS管和一个PMOS管组成,PMOS管的漏极接在选择器的输出端,源级接电源端vdd,NMOS管的栅漏相连后与PMOS管的栅极相接,NMOS管源级接电源端gnd。(2) A level restorer for a selector circuit composed of NMOS transistors. The level restorer is composed of an NMOS transistor and a PMOS transistor. The drain of the PMOS transistor is connected to the output terminal of the selector, and the source is connected to the selector circuit. The power supply terminal vdd, the gate drain of the NMOS tube are connected to the gate of the PMOS tube, and the source of the NMOS tube is connected to the power supply terminal gnd.
(3)一种用于NMOS管组成的选择器电路的电平恢复器,电平恢复器由一个NMOS管和两个PMOS管组成,第一PMOS管的漏极接在选择器的输出端,源级接电源端vdd,NMOS管的栅漏相连后与第一PMOS管的栅极相接,NMOS管源级接电源端gnd,第二PMOS管的栅漏相接后与NMOS管的栅极相连,第二PMOS管源级接电源端vdd。(3) A level restorer for a selector circuit composed of NMOS transistors, the level restorer is composed of an NMOS transistor and two PMOS transistors, the drain of the first PMOS transistor is connected to the output terminal of the selector, The source is connected to the power supply terminal vdd, the gate and drain of the NMOS transistor are connected to the gate of the first PMOS transistor, the source of the NMOS transistor is connected to the power supply terminal gnd, and the gate and drain of the second PMOS transistor are connected to the gate of the NMOS transistor Connected, the source of the second PMOS tube is connected to the power terminal vdd.
(4)一种用于PMOS管组成的选择器电路的电平恢复器,电平恢复器由一个NMOS管和一个PMOS管组成,NMOS管的漏极接在选择器的输出端,源级接电源端gnd,PMOS管的漏级与NMOS管的栅极相接,PMOS管源级接电源端vdd,栅极接选择器的输出端。(4) A level restorer for a selector circuit composed of PMOS transistors, the level restorer is composed of an NMOS transistor and a PMOS transistor, the drain of the NMOS transistor is connected to the output terminal of the selector, and the source is connected to The power supply terminal gnd, the drain of the PMOS transistor is connected to the gate of the NMOS transistor, the source of the PMOS transistor is connected to the power supply terminal vdd, and the gate is connected to the output terminal of the selector.
(5)一种用于PMOS管组成的选择器电路的电平恢复器,电平恢复器由一个NMOS管和一个PMOS管组成,NMOS管的漏极接在选择器的输出端,源级接电源端gnd,PMOS管的栅漏相连后与NMOS管的栅极相接,PMOS管源级接电源端vdd。(5) A level restorer for a selector circuit composed of PMOS transistors. The level restorer is composed of an NMOS transistor and a PMOS transistor. The drain of the NMOS transistor is connected to the output terminal of the selector, and the source is connected to the selector circuit. The power terminal gnd, the gate drain of the PMOS transistor are connected to the gate of the NMOS transistor, and the source of the PMOS transistor is connected to the power supply terminal vdd.
(6)一种用于PMOS管组成的选择器电路的电平恢复器,电平恢复器由两个NMOS管和一个PMOS管组成,第一NMOS管的漏极接在选择器的输出端,源级接电源端gnd,PMOS管的栅漏相连后与第一NMOS管的栅极相接,PMOS管源级接电源端vdd,第二NMOS管的栅漏相接后与PMOS管的栅极相连,第二NMOS管源级接电源端gnd。(6) A level restorer for a selector circuit formed by a PMOS transistor, the level restorer is composed of two NMOS transistors and a PMOS transistor, the drain of the first NMOS transistor is connected to the output terminal of the selector, The source is connected to the power supply terminal gnd, the gate and drain of the PMOS transistor are connected and then connected to the gate of the first NMOS transistor, the source of the PMOS transistor is connected to the power supply terminal vdd, and the gate and drain of the second NMOS transistor are connected to the gate of the PMOS transistor connected, and the source of the second NMOS tube is connected to the power terminal gnd.
下面结合附图做详细说明。Describe in detail below in conjunction with accompanying drawing.
实施例1,如图1所示,X11是由NMOS管组成的一级或N级选择器,输出端为out,电平恢复器X12由PMOS管MP11和NMOS管MN11组成;MP11的漏极接在选择器的输出端out,源级接电源端vdd,MN11漏级与MP11的栅极相接,源级接电源端gnd,栅极接选择器的输出端out。当选择器不工作时,输出端out会通过MN11和MP11的正反馈环路被MP11快速上拉至高电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从0到vdd翻转时,out端只能被充电到vdd-N·(vth),但通过MN11和MP11的正反馈作用,使得out端输出高电平时不会有阈值损失,会快速输出一个vdd,由于没有传统电平恢复器缓慢上拉的过程,选择器电路延时也会减小。Embodiment 1, as shown in Figure 1, X11 is a one-level or N-level selector composed of NMOS transistors, the output terminal is out, and the level restorer X12 is composed of PMOS transistor MP11 and NMOS transistor MN11; the drain of MP11 is connected to At the output terminal out of the selector, the source is connected to the power supply terminal vdd, the drain of MN11 is connected to the gate of MP11, the source is connected to the power supply terminal gnd, and the gate is connected to the output terminal out of the selector. When the selector is not working, the output terminal out will be quickly pulled up to high level by MP11 through the positive feedback loop of MN11 and MP11, thereby reducing the static power consumption of the subsequent CMOS circuit; when the N-level selector is working, the input When the signal flips from 0 to vdd, the out terminal can only be charged to vdd-N (vth), but through the positive feedback of MN11 and MP11, there will be no threshold loss when the out terminal outputs a high level, and it will quickly output a Vdd, because there is no slow pull-up process of the traditional level restorer, the delay of the selector circuit will also be reduced.
实施例2,如图2所示,X21是由NMOS管组成的一级或N级选择器,输出端为out,电平恢复器X22由PMOS管MP21和NMOS管MN21组成;MP21的漏极接在选择器的输出端out,源级接电源端vdd,MN21的栅漏相连后与MP21的栅极相接,源级接电源端gnd。当选择器不工作时,net2的值会通过MN21的导通下拉到低电平,输出端out会被MP21快速上拉至高电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从0到vdd翻转时,out端只能被充电到vdd-N·(vth),但通过MP21的上拉作用,使得out端输出高电平时不会有阈值损失,会快速输出一个vdd,由于没有传统电平恢复器缓慢上拉的过程,选择器电路延时也会减小,比起图1所示的电平恢复器X11,X22中不存在处于浮空状态的线,net2会被快速拉到零电平,确保电路不工作时,没有漏电产生。Embodiment 2, as shown in Figure 2, X21 is a one-level or N-level selector composed of NMOS transistors, the output terminal is out, and the level restorer X22 is composed of PMOS transistor MP21 and NMOS transistor MN21; the drain of MP21 is connected to At the output terminal out of the selector, the source level is connected to the power supply terminal vdd, the gate and drain of MN21 are connected and then connected to the gate of MP21, and the source level is connected to the power supply terminal gnd. When the selector is not working, the value of net2 will be pulled down to low level through the conduction of MN21, and the output terminal out will be quickly pulled up to high level by MP21, thereby reducing the static power consumption of the subsequent CMOS circuit; when N The stage selector works, when the input signal is flipped from 0 to vdd, the out terminal can only be charged to vdd-N (vth), but through the pull-up effect of MP21, there will be no threshold loss when the out terminal outputs a high level, It will quickly output a vdd. Since there is no slow pull-up process of the traditional level restorer, the delay of the selector circuit will also be reduced. Compared with the level restorer X11 shown in Figure 1, X22 does not exist in a floating state The line, net2 will be quickly pulled to zero level to ensure that there is no leakage when the circuit is not working.
实施例3,如图3所示,X31是由NMOS管组成的一级或N级选择器,输出端为out,电平恢复器X32由NMOS管MN31和PMOS管MP31、MP32组成;MP31的漏极接在选择器的输出端out,源级接电源端vdd,MN31的栅漏相连后与MP31的栅极相接,源级接电源端gnd,MP32的栅漏相接后与MN31的栅极相连,源级接电源端vdd。当选择器不工作时,net3的值会通过MN31的导通拉到低电平,输出端out会被MP31快速上拉至高电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从0到vdd翻转时,out端只能被充电到vdd-N·(vth),但通过MP31的上拉作用,使得out端输出高电平时不会有阈值损失,会快速输出一个vdd,由于没有传统电平恢复器缓慢上拉的过程,选择器电路延时也会减小,比起图1所示的电平恢复器X11,X32中不存在处于浮空状态的线,net3会快速被拉到零电平,确保电路不工作时,没有漏电产生;比起图2所示的电平恢复器X22,当选择器传送零电平时,由于MP32的存在,使得net3只有一段时间为零电平,MP31的上拉作用会减弱,out的实际电压值要低,使得后级CMOS电路的漏电减小。Embodiment 3, as shown in Figure 3, X31 is a one-level or N-level selector composed of NMOS transistors, the output terminal is out, and the level restorer X32 is composed of NMOS transistors MN31 and PMOS transistors MP31, MP32; the drain of MP31 The pole is connected to the output terminal out of the selector, the source is connected to the power supply terminal vdd, the gate and drain of MN31 are connected to the gate of MP31, the source is connected to the power supply terminal gnd, the gate and drain of MP32 are connected to the gate of MN31 Connected, the source level is connected to the power supply terminal vdd. When the selector is not working, the value of net3 will be pulled to low level through the conduction of MN31, and the output terminal out will be quickly pulled up to high level by MP31, thereby reducing the static power consumption of the subsequent CMOS circuit; when N The level selector works, when the input signal is flipped from 0 to vdd, the out terminal can only be charged to vdd-N (vth), but through the pull-up effect of MP31, there will be no threshold loss when the out terminal outputs a high level, It will quickly output a vdd. Since there is no slow pull-up process of the traditional level restorer, the delay of the selector circuit will also be reduced. Compared with the level restorer X11 shown in Figure 1, there is no floating state in X32 line, net3 will be quickly pulled to zero level to ensure that there is no leakage when the circuit is not working; compared with the level restorer X22 shown in Figure 2, when the selector transmits zero level, due to the existence of MP32, making Net3 is at zero level only for a period of time, the pull-up effect of MP31 will be weakened, and the actual voltage value of out should be low, so that the leakage of the subsequent CMOS circuit will be reduced.
实施例4,如图4所示,X41是由PMOS管组成的一级或N级选择器,输出端为out,电平恢复器X42由NMOS管MN41和PMOS管MP41组成;MN41的漏极接在选择器的输出端out,源级接电源端gnd,MP41的漏级与MN41的栅极相接,其源级接电源端vdd,栅极接选择器的输出端out。当选择器不工作时,输出端out会通过MN41和MP41的正反馈环路被MN41快速下拉至低电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从vdd到0翻转时,out端只能被放电到N·(vth),但通过MN41和MP41的正反馈作用,使得out端输出低电平时不会有阈值增加,会快速输出一个gnd,由于没有传统电平恢复器缓慢下拉的过程,选择器电路延时也会减小。Embodiment 4, as shown in Figure 4, X41 is a one-level or N-level selector composed of PMOS transistors, the output terminal is out, and the level restorer X42 is composed of NMOS transistor MN41 and PMOS transistor MP41; the drain of MN41 is connected to At the output terminal out of the selector, the source is connected to the power supply terminal gnd, the drain of MP41 is connected to the gate of MN41, its source is connected to the power supply terminal vdd, and the gate is connected to the output terminal out of the selector. When the selector is not working, the output terminal out will be quickly pulled down to low level by MN41 through the positive feedback loop of MN41 and MP41, thereby reducing the static power consumption of the subsequent CMOS circuit; when the N-level selector is working, the input When the signal flips from vdd to 0, the out terminal can only be discharged to N (vth), but through the positive feedback of MN41 and MP41, there will be no threshold increase when the out terminal outputs a low level, and a gnd will be output quickly. Since there is no slow pull-down process of the traditional level restorer, the delay of the selector circuit is also reduced.
实施例5,如图5所示,X51是由PMOS管组成的一级或N级选择器,输出端为out,电平恢复器X52由NMOS管MN51和PMOS管MP51组成;MN51的漏极接在选择器的输出端out,源级接电源端gnd,MP51的栅漏相连后与MN51的栅极相接,源级接电源端vdd。当选择器不工作时,net5的值会通过MP51的导通拉到高电平,输出端out会被MN51快速下拉至低电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从vdd到0翻转时,out端只能被放电到N·(vth),但通过MN51的下拉作用,使得out端输出低电平时不会有阈值增加,会输出一个gnd,由于没有传统电平恢复器缓慢下拉的过程,选择器电路延时也会减小,比起图4所示的电平恢复器X42,X52中不存在处于浮空状态的线,net5会快速被拉到高电平,确保电路不工作时,没有漏电产生。Embodiment 5, as shown in Figure 5, X51 is a one-level or N-level selector composed of PMOS transistors, the output terminal is out, and the level restorer X52 is composed of NMOS transistors MN51 and PMOS transistors MP51; the drain of MN51 is connected to At the output terminal out of the selector, the source level is connected to the power supply terminal gnd, the gate and drain of MP51 are connected and then connected to the gate of MN51, and the source level is connected to the power supply terminal vdd. When the selector is not working, the value of net5 will be pulled to a high level through the conduction of MP51, and the output terminal out will be quickly pulled down to a low level by MN51, thereby reducing the static power consumption of the subsequent CMOS circuit; when N The level selector works, when the input signal is flipped from vdd to 0, the out terminal can only be discharged to N (vth), but through the pull-down effect of MN51, there will be no threshold increase when the out terminal outputs a low level, and a gnd, because there is no slow pull-down process of the traditional level restorer, the delay of the selector circuit will also be reduced. Compared with the level restorer X42 shown in Figure 4, there is no line in the floating state in X52, and net5 will Pulled to high level quickly to ensure that there is no leakage when the circuit is not working.
实施例6,如图6所示,X61是由PMOS管组成的一级或N级选择器,输出端为out,电平恢复器X62由PMOS管MP61和NMOS管MN61、MN62组成;MN61的漏极接在选择器的输出端out,源级接电源端gnd,MP61的栅漏相连后与MN61的栅极相接,源级接电源端vdd,MN62的栅漏相接后与MP61的栅极相连,源级接电源端gnd。当选择器不工作时,net6的值会通过MP61的导通拉到高电平,输出端out会被MN61快速下拉至低电平,从而减小了后级CMOS电路的静态功耗;当N级选择器工作,输入信号从vdd到0翻转时,out端只能被放电到N·(vth),但通过MN61的下拉作用,使得out端输出低电平时不会有阈值增加,会快速输出一个gnd,由于没有传统电平恢复器缓慢下拉的过程,选择器电路延时也会减小,比起图4所示的电平恢复器X42,X62中不存在处于浮空状态的线,net6会快速被拉到高电平,确保电路不工作时,没有漏电产生;比起图5所示的电平恢复器X52,当选择器传送高电平时,由于MN62的存在,使得net6只有一段时间为高电平,MN61的下拉作用会减弱,out的实际电压值要高,使得后级CMOS电路的漏电减小。Embodiment 6, as shown in Figure 6, X61 is a one-level or N-level selector composed of PMOS transistors, the output terminal is out, and the level restorer X62 is composed of PMOS transistors MP61 and NMOS transistors MN61, MN62; the drain of MN61 The pole is connected to the output terminal out of the selector, the source is connected to the power supply terminal gnd, the gate and drain of MP61 are connected to the gate of MN61, the source is connected to the power supply terminal vdd, the gate and drain of MN62 are connected to the gate of MP61 Connected, the source is connected to the power terminal gnd. When the selector is not working, the value of net6 will be pulled to a high level through the conduction of MP61, and the output terminal out will be quickly pulled down to a low level by MN61, thereby reducing the static power consumption of the subsequent CMOS circuit; when N The level selector works, when the input signal flips from vdd to 0, the out terminal can only be discharged to N (vth), but through the pull-down effect of MN61, there will be no threshold increase when the out terminal outputs a low level, and it will output quickly One gnd, because there is no slow pull-down process of the traditional level restorer, the delay of the selector circuit will also be reduced. Compared with the level restorer X42 shown in Figure 4, there is no line in the floating state in X62, net6 It will be pulled to high level quickly to ensure that there is no leakage when the circuit is not working; compared with the level restorer X52 shown in Figure 5, when the selector transmits high level, due to the existence of MN62, net6 only has a period of time If it is high level, the pull-down effect of MN61 will be weakened, and the actual voltage value of out should be higher, so that the leakage of the subsequent CMOS circuit will be reduced.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110317481.5A CN103066968B (en) | 2011-10-19 | 2011-10-19 | A kind of level restorer for transfer tube selector |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110317481.5A CN103066968B (en) | 2011-10-19 | 2011-10-19 | A kind of level restorer for transfer tube selector |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103066968A CN103066968A (en) | 2013-04-24 |
| CN103066968B true CN103066968B (en) | 2015-08-26 |
Family
ID=48109456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110317481.5A Active CN103066968B (en) | 2011-10-19 | 2011-10-19 | A kind of level restorer for transfer tube selector |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103066968B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6768335B1 (en) * | 2003-01-30 | 2004-07-27 | Xilinx, Inc. | Integrated circuit multiplexer including transistors of more than one oxide thickness |
| CN101951246A (en) * | 2010-07-05 | 2011-01-19 | 清华大学 | Quiescent voltage level restorer |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITMI20042534A1 (en) * | 2004-12-28 | 2005-03-28 | St Microelectronics Srl | LEVEL TRAVEL CIRCUIT |
-
2011
- 2011-10-19 CN CN201110317481.5A patent/CN103066968B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6768335B1 (en) * | 2003-01-30 | 2004-07-27 | Xilinx, Inc. | Integrated circuit multiplexer including transistors of more than one oxide thickness |
| CN101951246A (en) * | 2010-07-05 | 2011-01-19 | 清华大学 | Quiescent voltage level restorer |
Non-Patent Citations (1)
| Title |
|---|
| Active leakage power optimization for FPGAs;Jason H. Anderson等;《IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems》;20060331;第25卷(第3期);第423-437页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103066968A (en) | 2013-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8749269B2 (en) | CML to CMOS conversion circuit | |
| CN101621295B (en) | Three-value clock control heat insulation logic circuit of double-power clock | |
| US9325315B2 (en) | Nand gate circuit, display back plate, display device and electronic device | |
| TWI388124B (en) | Level shifter circuit | |
| CN102237869B (en) | Integrated circuit and method of eliminating negative bias temperature instability | |
| WO2020057138A1 (en) | Full swing voltage conversion circuit and operation unit, chip, hashboard, and computing device using same | |
| TW201435911A (en) | Duty cycle corrector | |
| CN101951246A (en) | Quiescent voltage level restorer | |
| CN104617916B (en) | Master-slave flip-flop based on FinFET transistor | |
| CN104506183B (en) | Univoltage sub-threshold level converter | |
| CN103268133B (en) | Multi-working-voltage input-output pin unit circuit | |
| CN112671391B (en) | Level conversion circuit | |
| CN103825597B (en) | A kind of level shift circuit | |
| CN103066968B (en) | A kind of level restorer for transfer tube selector | |
| CN103138741B (en) | A kind of ultra-low power consumption level shift circuit | |
| CN107911110A (en) | level shift circuit based on input control diode | |
| CN101546999B (en) | level conversion circuit | |
| CN104410403B (en) | Twin voltage sub-threshold level converter | |
| CN105429626A (en) | A kind of inverter circuit and its driving method | |
| CN105187045B (en) | A kind of dynamic latch of the band pull-up PMOS of high speed circuit | |
| CN109921769A (en) | A kind of high-speed low-power-consumption level displacement circuit | |
| CN113050740B (en) | A low-power startup circuit | |
| CN104617915B (en) | Master-slave flip-flop based on FinFET transistor | |
| CN113472323A (en) | D flip-flop circuit with strong latch structure | |
| CN207625528U (en) | Low voltage bus signal latch |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |