CN101494040B - Drive device for driving liquid crystal display panel - Google Patents
Drive device for driving liquid crystal display panel Download PDFInfo
- Publication number
- CN101494040B CN101494040B CN 200910117826 CN200910117826A CN101494040B CN 101494040 B CN101494040 B CN 101494040B CN 200910117826 CN200910117826 CN 200910117826 CN 200910117826 A CN200910117826 A CN 200910117826A CN 101494040 B CN101494040 B CN 101494040B
- Authority
- CN
- China
- Prior art keywords
- coupled
- source
- group
- transmission lines
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 18
- 230000005540 biological transmission Effects 0.000 claims abstract description 126
- 230000009183 running Effects 0.000 description 11
- 102100031672 Homeobox protein CDX-1 Human genes 0.000 description 7
- 101000777808 Homo sapiens Homeobox protein CDX-1 Proteins 0.000 description 7
- 101000777789 Homo sapiens Testis-specific chromodomain protein Y 1 Proteins 0.000 description 7
- 102100031664 Testis-specific chromodomain protein Y 1 Human genes 0.000 description 7
- 230000011514 reflex Effects 0.000 description 6
- 230000008054 signal transmission Effects 0.000 description 6
- 108010083123 CDX2 Transcription Factor Proteins 0.000 description 5
- 102100031671 Homeobox protein CDX-2 Human genes 0.000 description 5
- 101000777786 Homo sapiens Testis-specific chromodomain protein Y 2 Proteins 0.000 description 5
- 102100031666 Testis-specific chromodomain protein Y 2 Human genes 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 208000013586 Complex regional pain syndrome type 1 Diseases 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention relates to a driving device used for driving a liquid-crystal display panel, comprising a time schedule controller, a plurality of pairs of transmission lines, a plurality of source driving circuits, a plurality of terminal resistors and a plurality of assistant resistors. The time schedule controller is used for generating a plurality of differential signals which are output by a plurality of output ports; each output port comprises two output ends used for outputting a corresponding differential signal. Each pair of transmission lines are coupled with the time schedule controller so as to receive a corresponding differential signal. Each source driving circuit is coupled with a plurality of pairs of transmission lines so as to receive a plurality of differential signals and generate a plurality of data signals according to the differential signals. Each terminal resistor is coupled between two terminals of a corresponding pair of transmission lines. Each assistant resistor is coupled between two output ends of a corresponding output port.
Description
Technical field
The present invention relates to a kind of drive unit, espespecially a kind of drive unit for driving a display panels.
Background technology
Liquid crystal indicator (Liquid Crystal Display; LCD) be now widely used a kind of flat-panel screens, it has, and external form is frivolous, power saving and the advantage such as radiationless.The principle of work of liquid crystal indicator changes the ordered state of the liquid crystal molecule in liquid crystal layer for the voltage difference that utilize to change liquid crystal layer two ends, in order to changing the light transmission of liquid crystal layer, then coordinate light source that backlight module provides with show image.Generally speaking, liquid crystal indicator comprises drive unit and display panels.Drive unit be used for according to signal of video signal, horizontal synchronization (Horizontal Synchronization) signal, vertical synchronization (Vertical Synchronization) signal, data activation (Data Enable) signal, and time clock signal etc. to provide a plurality of data-signals to be fed into display panels.
Due to the exploitation of the liquid crystal indicator of the high color depth of tool (High Color Depth), high-res (High Resolution) and high frame updating frequency (High Frame Rate), the operating frequency that drives image display is also more and more higher.Yet, in the running of the drive unit of known liquid crystal indicator, the signal quality of the differential wave that a plurality of source electrode drivers receive is low and signal quality is unequal, receive the poorest source electrode driver of signal quality in order to yield to, but transmission frequency must will reduce so that the drive unit normal operation, so be not suitable for high-frequency operation.In other words, the differential wave of low signal quality also is not suitable for the signal transmission of high operate frequency, for example for the dither cycle scope (Period Jitter Range) of 200 psecs (pico-second), in the operating frequency of 100MHz, but still normal operation, but in the operating frequency of 1GHz, just may cause the transmission interface of 1GHz to can not receive signal fully.That is the operating frequency of transmission interface is higher, and the noise tolerance is lower, and easier because the signal potential (Level) that the low signal transmission quality leads to errors judges or almost can't differentiate each data bit of the differential wave that receives.
Summary of the invention
According to embodiments of the invention, it discloses a kind of drive unit for driving a display panels, comprises time schedule controller, many to transmission line, a plurality of source electrode drive circuit, a plurality of terminal resistance and a plurality of auxiliary resistance.Time schedule controller is in order to produce a plurality of differential waves.Time schedule controller comprises a plurality of output ports, and each output port comprises two output terminals to export corresponding differential wave.Every a pair of transmission line comprises two transmission lines and is respectively coupled to two output terminals of corresponding output port of time schedule controller to receive corresponding differential wave.A plurality of source electrode drive circuits are fed into display panels in order to produce a plurality of data-signals according to a plurality of differential waves.Each source electrode drive circuit be coupled to many to transmission line to receive a plurality of differential waves.Each source electrode drive circuit comprises a plurality of input ports, and each input port comprises two input ends and is coupled to corresponding a pair of transmission line.Each terminal resistance is coupled between two terminals of corresponding a pair of transmission line.A plurality of the first auxiliary resistances are respectively coupled to the multiple-transmission-line between time schedule controller and a plurality of source electrode drive circuit.
According to embodiments of the invention, it separately discloses a kind of drive unit for driving a display panels, comprises time schedule controller, many to transmission line, a plurality of source electrode drive circuit and a plurality of terminal resistance.Time schedule controller is in order to produce a plurality of differential waves.Time schedule controller comprises a plurality of output ports, and each output port comprises two output terminals to export corresponding differential wave.Every a pair of transmission line comprises two transmission lines and is respectively coupled to two output terminals of corresponding output port of time schedule controller to receive corresponding differential wave.A plurality of source electrode drive circuits are fed into display panels in order to produce a plurality of data-signals according to a plurality of differential waves.Each source electrode drive circuit be coupled to many to transmission line to receive a plurality of differential waves.Each source electrode drive circuit comprises a plurality of input ports, and each input port comprises two input ends and is coupled to corresponding a pair of transmission line.Each first terminal resistance is coupled between two input ends of corresponding input port of the first source electrode drive circuit of a plurality of source electrode drive circuits, and wherein the first source electrode drive circuit is coupled to many to a plurality of terminals of transmission line.
According to embodiments of the invention, it separately discloses a kind of drive unit for driving a display panels, comprises time schedule controller, many to transmission line, a plurality of source electrode drive circuit and a plurality of terminal resistance.
Time schedule controller is in order to produce a plurality of differential waves.Time schedule controller comprises a plurality of differential wave forwarders and a plurality of auxiliary resistance.Each differential wave forwarder comprises two output terminals, in order to export corresponding differential wave.Each auxiliary resistance is coupled between two output terminals of corresponding differential wave forwarder.Every a pair of transmission line comprises two transmission lines and is respectively coupled to two output terminals of corresponding differential wave forwarder to receive corresponding differential wave.A plurality of source electrode drive circuits are fed into display panels in order to produce a plurality of data-signals according to a plurality of signals.Each source electrode drive circuit be coupled to many to transmission line to receive a plurality of differential waves.Each source electrode drive circuit comprises a plurality of input ports, and each input port comprises two input ends and is coupled to corresponding a pair of transmission line.Each terminal resistance is coupled between two terminals of corresponding a pair of transmission line.
Description of drawings
Fig. 1 is the structural representation of the drive unit of first embodiment of the invention;
The eye pattern of the differential wave when Fig. 2 A is known drive unit running, wherein transverse axis is time shaft;
Fig. 2 B is the eye pattern of differential wave in drive unit when running of Fig. 1, and wherein transverse axis is time shaft;
Fig. 3 is the structural representation of the drive unit of second embodiment of the invention;
Fig. 4 is the structural representation of the drive unit of third embodiment of the invention;
Fig. 5 is the structural representation of the drive unit of fourth embodiment of the invention;
Fig. 6 is the structural representation of the drive unit of fifth embodiment of the invention;
Fig. 7 is the structural representation of the drive unit of sixth embodiment of the invention;
Fig. 8 is the structural representation of the drive unit of seventh embodiment of the invention;
Fig. 9 is the structural representation of the drive unit of eighth embodiment of the invention;
Figure 10 is the structural representation of the drive unit of ninth embodiment of the invention.
Wherein, Reference numeral
310,380,390,510,580,610,710,780,810 drive units
320,520,620,720,820 time schedule controllers
321,721 sequence generators
323,723 differential wave forwarders
324,326,724,726 output terminals
325,725 output ports
330,530,630,730,830 transmission lines
335,535,635,735 terminal resistances
339,539,639,739,839 shield wires
350,550 source electrode drive circuits
355,555,655,755,855 input ports
356,556,656,756,856 input ends
360,560,660,760,860 first auxiliary resistances
361,561,661,662,861,862 nodes
370,540,640,740,870 second auxiliary resistances
395,595,695,795,895 display panels
570,670,770 the 3rd auxiliary resistances
651,751,851 right side source electrode drive circuits
652,752,852 left side source electrode drive circuits
836 first terminal resistance
837 second terminal resistances
CD1 the first source electrode drive circuit
CD2 the second source electrode drive circuit
CDn n source electrode drive circuit
CDX1 the first right side source electrode drive circuit
CDX2 the second right side source electrode drive circuit
CDXm m right side source electrode drive circuit
CDY1 the first left side source electrode drive circuit
CDY2 the second left side source electrode drive circuit
CDYn n left side source electrode drive circuit
The CLKin clock pulse signal
The DE data actuating signal
The Dimage signal of video signal
ELi, ELp eye section length
ERi, ERp eye shape zone
EWi, EWp eye sector width
The HS horizontal-drive signal
The VS vertical synchronizing signal
Δ Tji, Δ Tjp dither cycle scope
Embodiment
For making the present invention more aobvious and understandable, hereinafter be used for driving the drive unit of a display panels according to the present invention, coordinate appended accompanying drawing to elaborate especially exemplified by embodiment, but the embodiment that provides limit the scope that the present invention is contained.
Fig. 1 is the structural representation of the drive unit of first embodiment of the invention.As shown in Figure 1, drive unit 310 comprises time schedule controller (Timing Controller) 320, many to transmission line 330, a plurality of terminal resistance 335, a plurality of the first auxiliary resistance 360 and a plurality of source electrode drive circuit 350.Time schedule controller 320 comprises sequence generator (Serializer) 321, a plurality of differential wave forwarder (Differential SignalTransmitters) 323 and a plurality of output port 325.Sequence generator 321 is fed into respectively a plurality of differential wave forwarders 323 in order to according to clock pulse signal CLKin, signal of video signal Dimage, horizontal-drive signal HS, vertical synchronizing signal VS and data actuating signal are converted to a plurality of sequence signals.Each differential wave forwarder 323 comprises two output terminals 324, in order to received sequence signal is converted to differential wave, exports corresponding output port 325 to through two output terminals 324.Each output port 325 comprises two output terminals 326, in order to export corresponding differential wave.The differential wave that differential wave forwarder 323 is exported can be Miniature low voltage differential wave (Mini Low Voltage Differential Signal, Mini LVDS) or low-swing differential signal (Reduced Swing Differential Signal, RSDS).
Every a pair of transmission line 330 is coupled to two output terminals 326 of corresponding output port 325, in order to receive corresponding differential wave.Each first auxiliary resistance 360 is coupled between two output terminals 326 of corresponding output port 325 of time schedule controller 320, and furthermore, a plurality of the first auxiliary resistances 360 are arranged between many output ports 325 and multinode 361 of time schedule controller 320.The first auxiliary resistance 360 is in order to reduce the signal reflex on transmission path, because showing the differential wave that is transmitted, experiment has better signal quality near terminal resistance 335, so each the data outgoing route front end at time schedule controller 320 arranges the first auxiliary resistance 360, in order to reduce signal reflex and to improve the signal transmission quality.Each terminal resistance 335 is coupled between two terminals of corresponding a pair of transmission line 330.Each source electrode drive circuit 350 comprises a plurality of input ports 355.Each input port 355 comprises two input ends 356 and is coupled to corresponding a pair of transmission line 330, receive according to this corresponding differential wave, and 361 of aforementioned multinodes are between many input ends 356 of many output ports 325 of time schedule controller 320 and source electrode drive circuit 350.A plurality of source electrode drive circuits 350 produce a plurality of data-signals to drive display panels 395 in order to according to many a plurality of differential waves that transmission line 330 is inputted.
As previously mentioned, the quality of signal transmission performance number is for determining the key of operating frequency height.In the structure of drive unit 310 shown in Figure 1, owing to having a plurality of source electrode drive circuits 350 as a plurality of loads, so a plurality of branches are just arranged coupling a plurality of loads on the transmission path of differential wave, and the differential wave that is transmitted can cause because of a plurality of branches and a plurality of load the decline of signal quality.Known technology uses point-to-point (Point to Pint) structure usually for improving signal transmitting quality to reach the purpose of high-frequency operation, namely only has a load (single source electrode drive circuit) on the single transmission path.
But use a plurality of source electrode drive circuits and share identical transmission path, can significantly simplify the structure of time schedule controller and transmission interface.Because showing the differential wave that is transmitted, experiment has better signal quality near terminal resistance 335, so drive unit 310 of the present invention namely separately arranges a plurality of the first auxiliary resistances 360, in order to reduce the signal reflex on transmission path, namely each the data outgoing route front end at time schedule controller 320 arranges the first auxiliary resistance 360, in order to reduce signal reflex and to improve the signal transmission quality.So, drive unit 310 just can in the simplified structure of time schedule controller shown in Figure 1 320 and transmission interface, be carried out the high-frequency transmission of differential wave.
Please refer to Fig. 2 A and Fig. 2 B.The eye pattern of the differential wave when Fig. 2 A is known drive unit running, wherein transverse axis is time shaft.Fig. 2 B is the eye pattern of differential wave in drive unit when running of Fig. 1, and wherein transverse axis is time shaft.Generally speaking, the signal integrity of differential wave (Signal Integrity, SI) is in order to represent corresponding signal quality.In the eye pattern (Eye Pattern Diagram) of differential wave, regional (Eye Pattern Region) the larger expression signal integrity of eye shape is better, that is signal quality is better.The large I in eye shape zone is determined by eye section length and eye sector width.Eye section length longer indication cycle jitter range (Period Jitter Range) is less, and effective judgement period in each cycle is just longer, so more suitable high-frequency operation.The wider expression noise of eye sector width tolerance is larger, i.e. the error rate of executive signal current potential judgement is lower.
As shown in Fig. 2 A and Fig. 2 B, the eye shape zone ERi of the differential wave of drive unit of the present invention 310 runnings is significantly greater than the eye shape zone ERp of the differential wave of known L-type drive unit 110 runnings.The eye section length ELi of eye shape zone ERi is greater than the eye section length ELp of the regional ERp of eye shape, thus dither cycle range delta Tji less than dither cycle range delta Tjp, so drive unit of the present invention 310 is more suitable for high-frequency operation.In addition, the eye sector width EWi of the regional ERi of eye shape is illustrated in the running of drive unit 310 of the present invention greater than the eye sector width EWp of eye shape zone ERp, the noise that tolerable is higher, and then reduce the error rate that the executive signal current potential judges.Note that in the drive unit running of following various embodiments of the invention, the differential wave that all source electrode drive circuit is received has longer eye section length or wider eye sector width.
Fig. 3 is the structural representation of the drive unit of second embodiment of the invention.As shown in Figure 3, drive unit 380 comprises time schedule controller 320, many to transmission line 330, a plurality of terminal resistance 335, a plurality of the second auxiliary resistance 370 and a plurality of source electrode drive circuit 350.Each second auxiliary resistance 370 is coupled between the corresponding input end 356 of corresponding transmission line 330 and corresponding source electrode drive circuit 350.Compared to drive unit shown in Figure 1 310, drive unit 380 omits a plurality of the first auxiliary resistances 360, and a plurality of the second auxiliary resistances 370 separately are set, and in addition, all the other structures of drive unit 380 are same as the structure of drive unit 310.
Because the transmission path of differential wave has a plurality of branches to couple a plurality of source electrode drive circuits 350, a plurality of branches and a plurality of source electrode drive circuit 350 can cause the low of signal transmitting quality.Usually, cause low main two reasons that have of signal quality: a plurality of branches on (1) transmission path and a plurality of source electrode drive circuits 350 that couple can cause the overall signal quality to descend; (2) impedance of transmission path greater than the input impedance of source electrode drive circuit 350, due to the impedance discontinuity in overall transfer path, can cause significant signal reflex, and then causes the overall signal quality to descend.
In order to improve the transmission quality of differential wave, so couple the second auxiliary resistance 370 to improve input impedance at the input end 356 of source electrode drive circuit 350.The second auxiliary resistance 370 can provide two kinds of benefits: (1) each second auxiliary resistance 370 can reduce respective branches to the impact in overall transfer path, in order to improving the overall signal transmission quality, and the signal quality of each source electrode drive circuit 350 differential wave that receives also just and then promotes; (2) input impedance of source electrode drive circuit 350 increases because of the second auxiliary resistance 370, with so that the input impedance of source electrode drive circuit 350 more near the impedance on transmission path, so can significantly reduce the signal reflex effect that causes because of impedance discontinuity.
In addition, a plurality of the second auxiliary resistances 370 separately can be in order to the signal quality of adjusting and maldistribution.Because of in known technology, the signal quality of differential wave that a plurality of source electrode drive circuit receives is very inhomogeneous, preferably may differ very large with the poorest signal quality, so just reduce operating frequency to yield to the source electrode drive circuit of the differential wave that receives difference signal quality.The signal quality of a plurality of source electrode drive circuit 350 differential waves that receive can be regulated and distribute to the second auxiliary resistance 370 that drive unit 380 is set.In one embodiment, a plurality of the second auxiliary resistances 370 are in order to reduce the best signal quality and to promote difference signal quality, and so operating frequency just can improve because of the lifting of difference signal quality.
Fig. 4 is the structural representation of the drive unit of third embodiment of the invention.As shown in Figure 4, drive unit 390 comprises time schedule controller 320, many to transmission line 330, many shield wires (Shielding Lines) 339, a plurality of terminal resistance 335, a plurality of the first auxiliary resistance 360, a plurality of the second auxiliary resistance 370 and a plurality of source electrode drive circuit 350.Many shield wire 339 all receives ground voltage or fixed voltage, and each shield wire 339 is arranged between phase adjacency pair transmission line 330, is used for avoiding the signal cross-talk (Crosstalk) of phase adjacency pair transmission line 330 to disturb to improve signal quality.Compared to drive unit shown in Figure 1 310, drive unit 390 separately arranges a plurality of the second auxiliary resistances 370 and many shield wires 339, and in addition, all the other structures of drive unit 390 are same as the structure of drive unit 310, so repeat no more.
Fig. 5 is the structural representation of the drive unit of fourth embodiment of the invention.As shown in Figure 5, drive unit 5 10 comprises time schedule controller 520, many to transmission line 530, a plurality of terminal resistance 535 and a plurality of source electrode drive circuit 550.The inner structure of time schedule controller 520 is same as time schedule controller shown in Figure 1 320.Every a pair of transmission line 530 is coupled to two output terminals 326 of corresponding output port 325, in order to receive corresponding differential wave.A plurality of source electrode drive circuits 550 comprise the first source electrode drive circuit CD1, the second source electrode drive circuit CD2 ..., and n source electrode drive circuit CDn, wherein the first source electrode drive circuit CD1 is positioned at the end of transmission line 530, and n source electrode drive circuit CDn is positioned at the front end of the transmission line 530 of the most close time schedule controller 520.Each source electrode drive circuit 550 comprises a plurality of input ports 555.Each input port 555 comprises two input ends 556 and is coupled to corresponding a pair of transmission line 530, receives according to this corresponding differential wave.Each terminal resistance 535 is coupled between two input ends 556 of corresponding input port 555 of the first source electrode drive circuit CD1.A plurality of source electrode drive circuits 550 produce a plurality of data-signals to drive display panels 595 in order to according to many a plurality of differential waves that transmission line 530 is inputted.
Fig. 6 is the structural representation of the drive unit of fifth embodiment of the invention.As shown in Figure 6, drive unit 580 comprises time schedule controller 520, many to transmission line 530, many shield wires 539, a plurality of terminal resistance 535, a plurality of the first auxiliary resistance 560, a plurality of the second auxiliary resistance 540, a plurality of the 3rd auxiliary resistance 570 and a plurality of source electrode drive circuits 550.Each first auxiliary resistance 560 is coupled between two output terminals 326 of corresponding output port 325 of time schedule controller 520, and furthermore, a plurality of the first auxiliary resistances 560 are arranged between many output ports 325 and multinode 561 of time schedule controller 520.Many shield wire 539 all receives ground voltage or fixed voltage, and each shield wire 539 is arranged between phase adjacency pair transmission line 530, is used for avoiding the signal cross-talk of phase adjacency pair transmission line 530 to improve signal quality.
Each terminal resistance 535 is coupled between two input ends 556 of corresponding input port 555 of the first source electrode drive circuit CD1.A plurality of the second auxiliary resistances 540 are respectively coupled between a plurality of input ports 555 2 input ends 556 of the second source electrode drive circuit CD2 to the n source electrode drive circuit CDn.Each the 3rd auxiliary resistance 570 is coupled between the corresponding input end 556 of corresponding transmission line 530 and corresponding source electrode drive circuit 550.Compared to drive unit shown in Figure 5 510, drive unit 580 separately arranges many shield wires 539, a plurality of the first auxiliary resistance 560, a plurality of the second auxiliary resistance 540 and a plurality of the 3rd auxiliary resistance 570, in addition, all the other structures of drive unit 580 are same as the structure of drive unit 510, so repeat no more.In another embodiment, only have between two input ends 556 of each input port 555 of n source electrode drive circuit CDn and couple the second auxiliary resistance 540.
Fig. 7 is the structural representation of the drive unit of sixth embodiment of the invention.As shown in Figure 7, drive unit 610 comprises time schedule controller 620, many to transmission line 630, many shield wires 639, a plurality of terminal resistance 635, a plurality of the first auxiliary resistance 660, a plurality of the second auxiliary resistance 640, a plurality of the 3rd auxiliary resistance 670, a plurality of right sides source electrode drive circuit 651 and a plurality of left sides source electrode drive circuits 652.The inner structure of time schedule controller 620 is same as time schedule controller shown in Figure 1 320.Each first auxiliary resistance 660 is coupled between two output terminals 326 of corresponding output port 325 of time schedule controller 620, furthermore, a plurality of the first auxiliary resistances 660 are arranged between the multinode 661 and multinode 662 of many output ports 325 of contiguous time schedule controller 620.Many shield wire 639 all receives ground voltage or fixed voltage, and each shield wire 639 is arranged between phase adjacency pair transmission line 630, is used for avoiding the signal cross-talk of phase adjacency pair transmission line 630 to improve signal quality.
A plurality of right sides source electrode drive circuit 651 comprise the first right side source electrode drive circuit CDX1, the second right side source electrode drive circuit CDX2 ..., and m right side source electrode drive circuit CDXm, wherein the first right side source electrode drive circuit CDX1 is positioned at the right side end of transmission line 630, and m right side source electrode drive circuit CDXm is positioned at the right side front end of the transmission line 630 of the most close time schedule controller 620.A plurality of left sides source electrode drive circuit 652 comprise the first left side source electrode drive circuit CDY1, the second left side source electrode drive circuit CDY2 ..., and n left side source electrode drive circuit CDYn, wherein the first left side source electrode drive circuit CDY1 is positioned at the left side end of transmission line 630, and n left side source electrode drive circuit CDYn is positioned at the left side front end of the transmission line 630 of the most close time schedule controller 620.N and m are for equating or different positive integer.Each right side source electrode drive circuit 651 comprises a plurality of input ports 655.Each input port 655 comprises two input ends 656 and is coupled to corresponding a pair of transmission line 630 to receive corresponding differential wave.The dependency structure that couples of each left side source electrode drive circuit 652 is same as right side source electrode drive circuit 651.
Couple a corresponding terminal resistance 635 between two input ends 656 of each input port 655 of the first right side source electrode drive circuit CDX1.Also couple a corresponding terminal resistance 635 between two input ends 656 of each input port 655 of the first left side source electrode drive circuit CDY1.Couple one second corresponding auxiliary resistance 640 between two input ends 656 of each input port 655 of the second source electrode drive circuit CDX2 to the m right side, right side source electrode drive circuit CDXm.Also couple one second corresponding auxiliary resistance 640 between two input ends 656 of each input port 655 of the second left side source electrode drive circuit CDY2 to the n left side source electrode drive circuit CDYn.Each the 3rd auxiliary resistance 670 is coupled between the corresponding input end 656 of corresponding transmission line 630 and right side/left side source electrode drive circuit 651,652.A plurality of right sides source electrode drive circuit 651 in order to according to many a plurality of differential waves that transmission line 630 is inputted, produces a plurality of data-signals to drive display panels 695 with a plurality of left sides source electrode drive circuit 652.In another embodiment, only have between two input ends 656 of each input port 655 of m right side source electrode drive circuit CDXm and n left side source electrode drive circuit CDYn and couple the second auxiliary resistance 640.
Fig. 8 is the structural representation of the drive unit of seventh embodiment of the invention.As shown in Figure 8, drive unit 710 comprises time schedule controller 720, many to transmission line 730, a plurality of terminal resistance 735, a plurality of right sides source electrode drive circuit 751 and a plurality of left sides source electrode drive circuit 752.Time schedule controller 720 comprises sequence generator 721, a plurality of differential wave forwarder 723, a plurality of the first auxiliary resistance 760 and a plurality of output port 725.Sequence generator 721 is fed into respectively a plurality of differential wave forwarders 723 in order to according to clock pulse signal CLKin, signal of video signal Dimage, horizontal-drive signal HS, vertical synchronizing signal VS and data actuating signal DE are converted to a plurality of sequence signals.Each differential wave forwarder 723 comprises two output terminals 724, in order to received sequence signal is converted to differential wave, exports corresponding output port 725 to through two output terminals 724.Each first auxiliary resistance 760 is coupled between two output terminals 724 of corresponding differential wave forwarder 723.Each output port 725 comprises two output terminals 726, in order to export corresponding differential wave.The differential wave that differential wave forwarder 723 is exported can be Miniature low voltage differential wave or low-swing differential signal.
A plurality of right sides source electrode drive circuit 751 comprise the first right side source electrode drive circuit CDX1, the second right side source electrode drive circuit CDX2 ..., and m right side source electrode drive circuit CDXm, wherein the first right side source electrode drive circuit CDX1 is positioned at the right side end of transmission line 730, and m right side source electrode drive circuit CDXm is positioned at the right side front end of the transmission line 730 of the most close time schedule controller 720.A plurality of left sides source electrode drive circuit 752 comprise the first left side source electrode drive circuit CDY1, the second left side source electrode drive circuit CDY2 ..., and n left side source electrode drive circuit CDYn, wherein the first left side source electrode drive circuit CDY1 is positioned at the left side end of transmission line 730, and n left side source electrode drive circuit CDYn is positioned at the left side front end of the transmission line 730 of the most close time schedule controller 720.N and m are for equating or different positive integer.Each right side source electrode drive circuit 751 comprises a plurality of input ports 755.Each input port 755 comprises two input ends 756 and is coupled to corresponding a pair of transmission line 730 to receive corresponding differential wave.The dependency structure that couples of each left side source electrode drive circuit 752 is same as right side source electrode drive circuit 751.Couple a corresponding terminal resistance 735 between two input ends 756 of each input port 755 of the first right side source electrode drive circuit CDX1.Also couple a corresponding terminal resistance 735 between two input ends 756 of each input port 755 of the first left side source electrode drive circuit CDY1.
A plurality of right sides source electrode drive circuit 751 in order to according to many a plurality of differential waves that transmission line 730 is inputted, produces a plurality of data-signals to drive display panels 795 with a plurality of left sides source electrode drive circuit 752.In another embodiment, a plurality of left sides source electrode drive circuit 752 can omit, that is, only utilize a plurality of right sides source electrode drive circuit 751 to produce a plurality of data-signals to drive display panels 795.Perhaps, a plurality of right sides source electrode drive circuit 751 can omit, that is, only utilize a plurality of left sides source electrode drive circuit 752 to produce a plurality of data-signals to drive display panels 795.
Fig. 9 is the structural representation of the drive unit of eighth embodiment of the invention.As shown in Figure 9, drive unit 780 comprises time schedule controller 720, many to transmission line 730, many shield wires 739, a plurality of terminal resistance 735, a plurality of the second auxiliary resistance 740, a plurality of the 3rd auxiliary resistance 770, a plurality of right sides source electrode drive circuit 751 and a plurality of left sides source electrode drive circuits 752.Couple one second corresponding auxiliary resistance 740 between two input ends 756 of each input port 755 of the second source electrode drive circuit CDX2 to the m right side, right side source electrode drive circuit CDXm.Also couple one second corresponding auxiliary resistance 740 between two input ends 756 of each input port 755 of the second left side source electrode drive circuit CDY2 to the n left side source electrode drive circuit CDYn.Each the 3rd auxiliary resistance 770 is coupled between the corresponding input end 756 of corresponding transmission line 730 and right side/left side source electrode drive circuit 751,752.Many shield wire 739 all receives ground voltage or fixed voltage, and each shield wire 739 is arranged between phase adjacency pair transmission line 730, is used for avoiding the signal cross-talk of phase adjacency pair transmission line 730 to improve signal quality.Compared to drive unit shown in Figure 8 710, drive unit 780 separately arranges a plurality of the second auxiliary resistances 740, a plurality of the 3rd auxiliary resistance 770, reaches many shield wires 739, in addition, all the other structures of drive unit 780 are same as the structure of drive unit 710, so repeat no more.In another embodiment, only have between two input ends 756 of each input port 755 of m right side source electrode drive circuit CDXm and n left side source electrode drive circuit CDYn and couple the second auxiliary resistance 740.
Figure 10 is the structural representation of the drive unit of ninth embodiment of the invention.As shown in figure 10, drive unit 810 comprises time schedule controller 820, many to transmission line 830, many shield wires 839, a plurality of first terminal resistance 836, a plurality of the second terminal resistance 837, a plurality of the first auxiliary resistance 860, a plurality of the second auxiliary resistance 870, a plurality of right sides source electrode drive circuit 851 and a plurality of left sides source electrode drive circuits 852.Each first terminal resistance 836 is coupled between two first terminals of corresponding a pair of transmission line 830.Each second terminal resistance 837 is coupled between 2 second terminals of corresponding a pair of transmission line 830.Many shield wire 839 all receives ground voltage or fixed voltage, and each shield wire 839 is arranged between phase adjacency pair transmission line 830, is used for avoiding the signal cross-talk of phase adjacency pair transmission line 830 to improve signal quality.The inner structure of time schedule controller 820 is same as time schedule controller shown in Figure 1 320.Each first auxiliary resistance 860 is coupled between two output terminals 326 of corresponding output port 325 of time schedule controller 820, furthermore, a plurality of the first auxiliary resistances 660 are arranged between the multinode 861 and multinode 862 of many output ports 325 of contiguous time schedule controller 820.
Each right side source electrode drive circuit 851 comprises a plurality of input ports 855.Each input port 855 comprises two input ends 856 and is coupled to corresponding a pair of transmission line 830 to receive corresponding differential wave.The dependency structure that couples of each left side source electrode drive circuit 852 is same as right side source electrode drive circuit 851.Each second auxiliary resistance 870 is coupled between the corresponding input end 856 of corresponding transmission line 830 and right side/left side source electrode drive circuit 851,852.A plurality of right sides source electrode drive circuit 851 in order to according to many a plurality of differential waves that transmission line 830 is inputted, produces a plurality of data-signals to drive display panels 895 with a plurality of left sides source electrode drive circuit 852.
In sum, drive unit of the present invention by changing a plurality of terminal resistances coupled relation or a plurality of auxiliary resistances separately are set, and improve the signal integrity of the differential wave that source electrode drive circuit receives, namely with so that the eye section length of differential wave is longer or make a sector width of differential wave wider.In a word, drive unit of the present invention is particularly suitable for the running of high operate frequency, and the interference of tolerable strong noise, and then reduces the signal potential misjudgment rate of high frequency differential wave running.
Certainly; the present invention also can have other various embodiments; in the situation that do not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make according to the present invention various corresponding changes and distortion, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (19)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910117826 CN101494040B (en) | 2009-03-06 | 2009-03-06 | Drive device for driving liquid crystal display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910117826 CN101494040B (en) | 2009-03-06 | 2009-03-06 | Drive device for driving liquid crystal display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101494040A CN101494040A (en) | 2009-07-29 |
| CN101494040B true CN101494040B (en) | 2013-05-08 |
Family
ID=40924598
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910117826 Active CN101494040B (en) | 2009-03-06 | 2009-03-06 | Drive device for driving liquid crystal display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101494040B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8362997B2 (en) * | 2010-02-12 | 2013-01-29 | Au Optronics Corporation | Display with CLK phase or data phase auto-adjusting mechanism and method of driving same |
| CN103594049A (en) * | 2012-08-16 | 2014-02-19 | 奇景光电股份有限公司 | Display circuit |
| CN108257566A (en) * | 2018-01-23 | 2018-07-06 | 深圳市华星光电技术有限公司 | Source electrode drive circuit and liquid crystal display drive circuit |
| CN111415632B (en) * | 2019-01-07 | 2022-07-26 | 咸阳彩虹光电科技有限公司 | Data driving method and data driving device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1351356A (en) * | 2000-10-27 | 2002-05-29 | 安普泰科电子有限公司 | Terminal structure of electric cable and treating method thereof |
| CN1419287A (en) * | 2001-11-13 | 2003-05-21 | 皇家菲利浦电子有限公司 | Device for shielding transmission line to ground or power supply |
| CN2847703Y (en) * | 2005-12-22 | 2006-12-13 | 海信集团有限公司 | Light receiving and transmitting integrated module |
| CN101241685A (en) * | 2007-01-11 | 2008-08-13 | 三星电子株式会社 | Signal receiving device and display device having same |
-
2009
- 2009-03-06 CN CN 200910117826 patent/CN101494040B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1351356A (en) * | 2000-10-27 | 2002-05-29 | 安普泰科电子有限公司 | Terminal structure of electric cable and treating method thereof |
| CN1419287A (en) * | 2001-11-13 | 2003-05-21 | 皇家菲利浦电子有限公司 | Device for shielding transmission line to ground or power supply |
| CN2847703Y (en) * | 2005-12-22 | 2006-12-13 | 海信集团有限公司 | Light receiving and transmitting integrated module |
| CN101241685A (en) * | 2007-01-11 | 2008-08-13 | 三星电子株式会社 | Signal receiving device and display device having same |
Non-Patent Citations (2)
| Title |
|---|
| JP特开2005-73073A 2005.03.17 |
| JP特开2006-235452A 2006.09.07 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101494040A (en) | 2009-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102248139B1 (en) | Display Device | |
| CN102110404B (en) | Display device and driver circuit | |
| KR100751441B1 (en) | Flat panel display and source driver thereof | |
| TWI407421B (en) | Driving apparatus for driving a liquid crystal display panel | |
| CN100485768C (en) | Display and timing controller | |
| KR102678025B1 (en) | Display device and driving method thereof | |
| CN101114436B (en) | Display control device and method thereof | |
| CN101751891A (en) | Liquid crystal display and method of driving the same | |
| CN101494040B (en) | Drive device for driving liquid crystal display panel | |
| CN110867152B (en) | display device | |
| JP4662726B2 (en) | Data signal receiving method, transmission method, receiver, transmitter, and flat display device | |
| CN114822401B (en) | Display device, source electrode chip on film and driving method | |
| CN101587690B (en) | Data transmission device and related method | |
| US8094115B2 (en) | Circuit device and related method for mitigating EMI | |
| KR20130009496A (en) | Display device and driving method thereof | |
| US20080192030A1 (en) | Serial Data Transmission Method and Related Apparatus for Display Device | |
| US20140354606A1 (en) | Display Device for Displaying Images | |
| CN101241685A (en) | Signal receiving device and display device having same | |
| US7701453B2 (en) | Driving device and related image transmission device of a flat panel display | |
| KR20090083565A (en) | Display device and driving method | |
| US20230215315A1 (en) | Light emitting display apparatus | |
| CN101800021A (en) | Driving device for driving display panel and source driver thereof | |
| CN100388332C (en) | Method and device for reducing electromagnetic interference applied to flat panel display | |
| KR100559222B1 (en) | Controller of liquid crystal display | |
| KR20050094017A (en) | Circuit for driving liquid crystal display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |