CN107703360A - A kind of impedance test system and method for server complete signal link - Google Patents
A kind of impedance test system and method for server complete signal link Download PDFInfo
- Publication number
- CN107703360A CN107703360A CN201710834260.2A CN201710834260A CN107703360A CN 107703360 A CN107703360 A CN 107703360A CN 201710834260 A CN201710834260 A CN 201710834260A CN 107703360 A CN107703360 A CN 107703360A
- Authority
- CN
- China
- Prior art keywords
- link
- signal
- impedance
- board
- vna
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
本发明公开了一种服务器完整信号链路的阻抗测试系统及方法，属于阻抗测试技术领域。本发明的服务器完整信号链路的阻抗测试系统由VNA、信号测量治具、链路末端板卡、转接卡和主板构成，所述主板与转接卡相连接，转接卡与链路末端板卡相连接，链路末端板卡与信号测试治具相连接，VNA通过线缆与信号测试治具相连接。该发明的服务器完整信号链路的阻抗测试系统能同步完成整链路以及单元阻抗验证测试，节省额外的找信号位置、点测所需的人力、时间，简单高效，提高测试效率，具有很好的推广应用价值。
The invention discloses an impedance testing system and method for a complete signal link of a server, belonging to the technical field of impedance testing. The impedance test system of the complete signal link of the server of the present invention is made of VNA, signal measuring fixture, link end board card, transfer card and main board, and described main board is connected with transfer card, and transfer card is connected with link end The boards are connected, the link end board is connected to the signal test fixture, and the VNA is connected to the signal test fixture through cables. The impedance test system of the complete signal link of the server of the invention can complete the entire link and unit impedance verification test simultaneously, saves additional manpower and time required for signal location and point measurement, is simple and efficient, improves test efficiency, and has excellent performance. promotion and application value.
Description
技术领域technical field
本发明涉及阻抗测试技术领域，具体提供一种服务器完整信号链路的阻抗测试系统及方法。The invention relates to the technical field of impedance testing, and specifically provides an impedance testing system and method for a complete signal link of a server.
背景技术Background technique
伴随着社会及经济的飞速发展，服务器的发展迅速崛起，在服务器的板卡设计中，信号速率越来越高，高速信号对信号完整性的需求也在不断提升。在服务器的链路中，各部分阻抗差值越小越有助于保持信号完整性，但是在服务器中当板卡之间直接连接或者通过线缆连接时，很容易出现各部分阻抗相差较大的现象，导致链路中的信号反射会比较严重，极易造成信号质量变差，导致服务器的性能降低。因此，服务器主板CPU端至高速硬板背板之间完整信号链路的阻抗测试显得尤为重要。特别是在信号速率越来越快的当下，需要了解某条链路的完整阻抗特性，以此确认设计是否合格，确保服务器产品信号质量。With the rapid development of society and economy, the development of servers has risen rapidly. In the design of server boards, the signal rate is getting higher and higher, and the demand for signal integrity of high-speed signals is also increasing. In the link of the server, the smaller the impedance difference of each part is, the better it is to maintain the signal integrity. However, when the boards are directly connected or connected by cables in the server, it is easy to have a large difference in the impedance of each part. The phenomenon of the signal reflection in the link will be more serious, which will easily cause the deterioration of the signal quality and reduce the performance of the server. Therefore, the impedance test of the complete signal link between the CPU end of the server motherboard and the high-speed hardboard backplane is particularly important. Especially when the signal rate is getting faster and faster, it is necessary to know the complete impedance characteristics of a link to confirm whether the design is qualified and ensure the signal quality of server products.
目前，阻抗管控方式为单板或者单线管控，即只测试单个PCB板或者线缆（单元）信号线的阻抗，然后来判断整条链路的阻抗特性是否合格，各单元之间同一链路的信号线阻抗是否匹配。这种测试方法的优点是单板或者单信号线缆阻抗的测试精度高，但是，当链路包含多个单元时，不仅同一方法多次测量，而且需要在测某信号线之前，需要在其原理图中找到其位置，然后再进行点测。单板信号层越来越多且信号线分布越来越密集时，找点然后利用测试探头点测就变的既费时又费力，而且只能测试单板或者单线缆信号的阻抗，无法检测到连接器处阻抗畸变程度，也无法反应整个链路的阻抗特性。At present, the impedance control method is single-board or single-line control, that is, only test the impedance of a single PCB board or cable (unit) signal line, and then judge whether the impedance characteristics of the entire link are qualified. Whether the signal line impedance matches. The advantage of this test method is that the test accuracy of single board or single signal cable impedance is high. However, when the link contains multiple units, not only the same method is used for multiple measurements, but also before testing a certain signal line, it is necessary to Find its position in the schematic diagram, and then conduct point measurement. When there are more and more signal layers on a single board and the distribution of signal lines becomes more and more dense, it will be time-consuming and laborious to find a point and then use the test probe to test it. Moreover, it can only test the impedance of a single board or a single cable signal, and cannot detect To the extent of impedance distortion at the connector, it cannot reflect the impedance characteristics of the entire link.
发明内容Contents of the invention
本发明的技术任务是针对上述存在的问题，提供一种能同步完成整链路及单元阻抗测试，节省额外的找信号线位置，节省点测所需的人力、时间，简单高效，从而提高测试效率的服务器完整信号链路的阻抗测试系统。The technical task of the present invention is to address the above existing problems, to provide a method that can simultaneously complete the entire link and unit impedance test, save additional signal line location, save manpower and time required for point measurement, simple and efficient, thereby improving the test performance. Efficient server impedance test system for the complete signal chain.
本发明进一步的技术任务是提供一种服务器完整信号链路的阻抗测试方法。The further technical task of the present invention is to provide an impedance testing method for the complete signal link of the server.
为实现上述目的，本发明提供了如下技术方案：To achieve the above object, the present invention provides the following technical solutions:
一种服务器完整信号链路的阻抗测试系统，由VNA、信号测量治具、链路末端板卡、转接卡和主板构成，所述主板与转接卡相连接，转接卡与链路末端板卡相连接，链路末端板卡与信号测试治具相连接，VNA通过线缆与信号测试治具相连接。An impedance testing system for a complete signal link of a server, which is composed of a VNA, a signal measurement fixture, a link end board, an adapter card and a mainboard, the mainboard is connected to the adapter card, and the adapter card is connected to the end of the link The boards are connected, the link end board is connected to the signal test fixture, and the VNA is connected to the signal test fixture through cables.
所述主板为服务器主板。The motherboard is a server motherboard.
所述VNA（Vector Network Analyzer）即矢量网络分析仪。VNA自带校准工具，将连接VNA与信号测试治具的线缆进行校准，线缆一端连接VNA的信号输入输出端口，另一端与校准模块的相应接口连接，根据VNA的提示一步步对线缆进行校准。对线缆进行校准以消除对被测链路阻抗的影响。对线缆完成校准后，将线缆与信号测试治具连接，此时就会检测到信号测试治具的阻抗情况，为信号测试提供阻抗参考。然后将信号测试治具与信号链路末端板卡接口连接，最后调节VNA，将完整信号波形显示在屏幕中央，根据信号波形的各畸变位置，调用VNA中的标识功能测出链路中各个单元的阻抗特性。The VNA (Vector Network Analyzer) is a vector network analyzer. The VNA comes with a calibration tool to calibrate the cable connecting the VNA and the signal test fixture. One end of the cable is connected to the signal input and output port of the VNA, and the other end is connected to the corresponding interface of the calibration module. Follow the instructions of the VNA to calibrate the cable step by step. to calibrate. Calibrate the cable to remove the effect on the impedance of the link under test. After the cable is calibrated, connect the cable to the signal test fixture, and then the impedance of the signal test fixture will be detected to provide an impedance reference for the signal test. Then connect the signal test fixture to the interface of the end board of the signal chain, and finally adjust the VNA to display the complete signal waveform in the center of the screen. According to each distortion position of the signal waveform, call the identification function in the VNA to measure each unit in the link impedance characteristics.
本发明中采用信号测量治具代替现有技术中使用的阻抗测试探头，所述信号测量治具具有一个标准的接口连接器，可以和链路末端板卡接口连接，由于都是标准接口，信号测试治具可以顺利且绝对匹配的接到整条信号链路的末端接口，且信号测试治具将接口处的各链路信号线引出，信号线一端和板卡接口相连，另一端设置一个直接插拔信号线的接口，只需插拔信号线进行切换就可以顺利的进行测试。In the present invention, a signal measurement fixture is used to replace the impedance test probe used in the prior art. The signal measurement fixture has a standard interface connector, which can be connected to the interface of the link end board card. Since they are all standard interfaces, the signal The test fixture can be smoothly and absolutely matched to the end interface of the entire signal chain, and the signal test fixture leads out the signal lines of each link at the interface, one end of the signal line is connected to the board interface, and the other end is provided with a direct Plug and unplug the interface of the signal line, just plug and unplug the signal line to switch, and the test can be carried out smoothly.
信号测试治具连接在链路末端板卡的接口处，调节VNA的水平和数值按钮，使信号波形完全显示在屏幕中。然后，根据波形情况查看各板卡以及线缆的阻抗特性是否良好，查看板卡与板卡之间、板卡与线缆之间连接器处阻抗畸变情形，以此来判定整条链路的阻抗特性是否良好。The signal test fixture is connected to the interface of the board at the end of the link, and the level and value buttons of the VNA are adjusted so that the signal waveform is completely displayed on the screen. Then, according to the waveform, check whether the impedance characteristics of each board and cable are good, and check the impedance distortion at the connector between the board and the board, and between the board and the cable, so as to determine the integrity of the entire link. Whether the impedance characteristics are good.
作为优选，所述链路末端板卡为高速硬板背板。Preferably, the link end board is a high-speed hardboard backplane.
作为优选，所述转接卡通过信号线缆与链路末端板卡相连接。Preferably, the adapter card is connected to the link end board through a signal cable.
若要更准确的完成整链路的阻抗测试，可以选择将信号线缆的两个端口先后分别连接转接卡、链路末端板卡，然后再抓取波形、读值，两侧测试值取平均值。也可以选择从服务器主板端测链路的阻抗特性，抓取波形、读值，然后从与链路末端板卡测试所得的数值作平均计算，相对较准确的测试链路的阻抗特性。If you want to complete the impedance test of the whole link more accurately, you can choose to connect the two ports of the signal cable to the adapter card and the link end board respectively, and then capture the waveform and read the value. average value. You can also choose to measure the impedance characteristics of the link from the main board of the server, grab the waveform, read the value, and then make an average calculation from the values obtained from the test with the board at the end of the link to test the impedance characteristics of the link relatively accurately.
一种服务器完整信号链路的阻抗测试方法，通过将信号测试治具连接在链路末端板卡的接口处，并将信号测试治具与VNA相连接，调节VNA的水平和竖直按钮，使信号波形完全显示在屏幕中，根据波形情况查看各板卡及线缆的阻抗特性，查看板卡与板卡之间、板卡与线缆之间连接器处阻抗畸变情形，由此来判定整条链路的阻抗特性。An impedance testing method of a complete signal link of a server, by connecting the signal test fixture to the interface of the link end board, and connecting the signal test fixture to the VNA, adjusting the horizontal and vertical buttons of the VNA, so that The signal waveform is completely displayed on the screen, check the impedance characteristics of each board and cable according to the waveform, and check the impedance distortion at the connector between the board and the board, and between the board and the cable, so as to judge the overall Impedance characteristics of the link.
作为优选，所述方法具体包括以下步骤：Preferably, the method specifically includes the following steps:
S1：准备待测试的链路单元：主板、转接卡、信号线缆、链路末端板卡和信号测试治具；S1: Prepare the link unit to be tested: main board, adapter card, signal cable, link end board and signal test fixture;
S2：将VNA开机，对线缆进行校准；S2: Turn on the VNA and calibrate the cable;
S3：将信号测试治具与链路末端板卡接口、VNA分别连接；S3: Connect the signal test fixture to the link end board interface and VNA respectively;
S4：调节VNA，使得到的波形完整的显示在屏幕中央；S4: Adjust the VNA so that the obtained waveform is completely displayed in the center of the screen;
S5：调用VNA标识功能，查看并记录波形对应链路各单元的阻抗值；S5: call the VNA identification function, view and record the impedance value of each unit of the link corresponding to the waveform;
S6：转换测试起止位置，重新测试，重新查看并记录对应链路各单元的阻抗值；S6: Switch the start and end positions of the test, re-test, re-check and record the impedance value of each unit of the corresponding link;
S7：根据步骤S5、S6所得的阻抗值作平均值运算，得到各段波形的阻抗值，完成整条链路的阻抗测试。S7: Perform an average value calculation according to the impedance values obtained in steps S5 and S6 to obtain the impedance values of each segment of the waveform, and complete the impedance test of the entire link.
步骤S6中，选择将信号线缆的两个端口先后分别连接转接卡、链路末端板卡，然后再抓取波形、读值，两侧测试值取平均值。再选择从服务器主板端测链路的阻抗特性，抓取波形、读值，然后从与链路末端板卡测试所得的数值作平均计算，相对较准确的测试链路的阻抗特性。In step S6, choose to connect the two ports of the signal cable to the adapter card and the link end board respectively, and then capture the waveform and read the values, and take the average value of the test values on both sides. Then choose to measure the impedance characteristics of the link from the main board of the server, grab the waveform, read the value, and then make an average calculation from the values obtained from the test with the end board of the link, and test the impedance characteristics of the link relatively accurately.
作为优选，所述链路末端板卡为高速硬盘背板。Preferably, the link end board is a high-speed hard disk backplane.
与现有技术相比，本发明的服务器完整信号链路的阻抗测试系统具有以下突出的有益效果：所述服务器完整信号链路的阻抗测试系统采用信号测试治具，信号测试治具可以顺利且绝对匹配的接到整条信号链路的末端接口，且信号测试治具已将接口处的各链路信号线引出，只需插拔信号线进行切换就可以顺利的进行测试，节省了测试所需的人力，并提高测试效率，具有良好的推广应用价值。Compared with the prior art, the impedance test system of the complete signal link of the server of the present invention has the following outstanding beneficial effects: the impedance test system of the complete signal link of the server adopts a signal test fixture, and the signal test fixture can be smoothly and smoothly Absolutely matched to the end interface of the entire signal chain, and the signal test fixture has led out the signal lines of each link at the interface, and the test can be carried out smoothly only by plugging and unplugging the signal line to switch, saving the cost of testing The required manpower is reduced, and the test efficiency is improved, which has good promotion and application value.
附图说明Description of drawings
图1是本发明所述服务器完整信号链路的阻抗测试系统的示意图；Fig. 1 is the schematic diagram of the impedance test system of the complete signal chain of server described in the present invention;
图2是本发明所述服务器完整信号链路的阻抗测试系统的测试结果的波形示意图。FIG. 2 is a schematic waveform diagram of the test results of the impedance test system for the complete signal link of the server according to the present invention.
具体实施方式detailed description
下面将结合附图和实施例，对本发明的服务器完整信号链路的阻抗测试系统及方法作进一步详细说明。The impedance testing system and method of the complete signal link of the server according to the present invention will be further described in detail below with reference to the drawings and embodiments.
实施例Example
如图1所示，本发明的服务器完整信号链路的阻抗测试系统，由VNA、信号测量治具、高速硬盘背板、转接卡和服务器主板构成。As shown in Figure 1, the impedance testing system of the complete signal link of the server of the present invention is composed of a VNA, a signal measurement fixture, a high-speed hard disk backplane, an adapter card and a server mainboard.
服务器主板与转接卡相连接，转接卡通过信号线缆与高速硬盘背板相连接。高速硬盘背板与信号测试治具相连接，信号测试治具通过线缆与VNA相连接。The main board of the server is connected to the riser card, and the riser card is connected to the high-speed hard disk backplane through a signal cable. The high-speed hard disk backplane is connected to the signal test fixture, and the signal test fixture is connected to the VNA through cables.
本发明的服务器完整信号链路的阻抗测试方法，首先对连接VNA和信号测量治具的线缆进行校正，线缆一端连接VNA的信号输入输出端口，另一端与校准模块的相应接口连接，根据VNA的提示一步步对线缆进行校准。对线缆进行校准以消除对被测链路阻抗的影响。校准完成后，将线缆与信号测试治具连接，此时就会检测到信号测试治具的阻抗情况，为信号测试提供阻抗参考。然后将信号测试治具与高速硬盘背板连接，最后调节VNA的水平和数值按钮，使信号波形完全显示在屏幕中，如图2所示。然后，根据波形情况查看各板卡以及线缆的阻抗特性是否良好，查看板卡与板卡之间、板卡与线缆之间连接器处阻抗畸变情形，以此来判定整条链路的阻抗特性是否良好。The impedance testing method of the complete signal link of the server of the present invention first calibrates the cable connected to the VNA and the signal measurement fixture, one end of the cable is connected to the signal input and output port of the VNA, and the other end is connected to the corresponding interface of the calibration module, according to Prompts for the VNA to calibrate the cables step-by-step. Calibrate the cable to remove the effect on the impedance of the link under test. After the calibration is completed, connect the cable to the signal test fixture, and the impedance of the signal test fixture will be detected at this time, providing an impedance reference for the signal test. Then connect the signal test fixture to the high-speed hard disk backplane, and finally adjust the level and value buttons of the VNA so that the signal waveform is completely displayed on the screen, as shown in Figure 2. Then, according to the waveform, check whether the impedance characteristics of each board and cable are good, and check the impedance distortion at the connector between the board and the board and between the board and the cable, so as to determine the integrity of the entire link. Whether the impedance characteristics are good.
为了更准确的完成整链路的阻抗测试，可以选择将信号线缆的两个端口先后分别连接转接卡、链路末端板卡，然后再抓取波形、读值，两侧测试值取平均值。也可以选择从服务器主板端测链路的阻抗特性，抓取波形、读值，然后从与链路末端板卡测试所得的数值作平均计算，相对较准确的测试链路的阻抗特性。In order to complete the impedance test of the entire link more accurately, you can choose to connect the two ports of the signal cable to the adapter card and the link end board respectively, and then capture the waveform and read the value, and take the average of the test values on both sides value. You can also choose to measure the impedance characteristics of the link from the main board of the server, grab the waveform, read the value, and then make an average calculation from the values obtained from the test with the board at the end of the link to test the impedance characteristics of the link relatively accurately.
以上所述的实施例，只是本发明较优选的具体实施方式，本领域的技术人员在本发明技术方案范围内进行的通常变化和替换都应包含在本发明的保护范围内。The above-described embodiments are only preferred specific implementations of the present invention, and ordinary changes and replacements performed by those skilled in the art within the scope of the technical solution of the present invention should be included in the protection scope of the present invention.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710834260.2A CN107703360A (en) | 2017-09-15 | 2017-09-15 | A kind of impedance test system and method for server complete signal link |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710834260.2A CN107703360A (en) | 2017-09-15 | 2017-09-15 | A kind of impedance test system and method for server complete signal link |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107703360A true CN107703360A (en) | 2018-02-16 |
Family
ID=61171756
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710834260.2A Pending CN107703360A (en) | 2017-09-15 | 2017-09-15 | A kind of impedance test system and method for server complete signal link |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107703360A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108594018A (en) * | 2018-05-24 | 2018-09-28 | 郑州云海信息技术有限公司 | The method and system of usb signal line characteristic impedance in a kind of test board |
| CN108829550A (en) * | 2018-06-01 | 2018-11-16 | 曙光信息产业(北京)有限公司 | The test fixture of AMD platform |
| CN115118352A (en) * | 2022-08-29 | 2022-09-27 | 南京联实电子有限公司 | High-precision calibration method suitable for terminal test fixture |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101667150A (en) * | 2009-09-04 | 2010-03-10 | 浪潮电子信息产业股份有限公司 | SATA signal testing method based on storage subsystem |
| CN104618185A (en) * | 2015-01-29 | 2015-05-13 | 曙光云计算技术有限公司 | Link testing method and device |
| US20150331016A1 (en) * | 2014-05-19 | 2015-11-19 | Honeywell International Inc. | Systems and methods that allow for simultaneous sensor and signal conditioning circuit performance testing |
| CN105137196A (en) * | 2015-08-25 | 2015-12-09 | 浪潮电子信息产业股份有限公司 | Simple SAS and SATA signal routing impedance test method |
| CN105675990A (en) * | 2016-01-01 | 2016-06-15 | 广州兴森快捷电路科技有限公司 | Link impedance test method for multi-layer interconnection circuit board |
-
2017
- 2017-09-15 CN CN201710834260.2A patent/CN107703360A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101667150A (en) * | 2009-09-04 | 2010-03-10 | 浪潮电子信息产业股份有限公司 | SATA signal testing method based on storage subsystem |
| US20150331016A1 (en) * | 2014-05-19 | 2015-11-19 | Honeywell International Inc. | Systems and methods that allow for simultaneous sensor and signal conditioning circuit performance testing |
| CN104618185A (en) * | 2015-01-29 | 2015-05-13 | 曙光云计算技术有限公司 | Link testing method and device |
| CN105137196A (en) * | 2015-08-25 | 2015-12-09 | 浪潮电子信息产业股份有限公司 | Simple SAS and SATA signal routing impedance test method |
| CN105675990A (en) * | 2016-01-01 | 2016-06-15 | 广州兴森快捷电路科技有限公司 | Link impedance test method for multi-layer interconnection circuit board |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108594018A (en) * | 2018-05-24 | 2018-09-28 | 郑州云海信息技术有限公司 | The method and system of usb signal line characteristic impedance in a kind of test board |
| CN108829550A (en) * | 2018-06-01 | 2018-11-16 | 曙光信息产业(北京)有限公司 | The test fixture of AMD platform |
| CN115118352A (en) * | 2022-08-29 | 2022-09-27 | 南京联实电子有限公司 | High-precision calibration method suitable for terminal test fixture |
| CN115118352B (en) * | 2022-08-29 | 2022-11-01 | 南京联实电子有限公司 | High-precision calibration method suitable for terminal test fixture |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106771649A (en) | A kind of multiport scattering parameter method of testing for being based on four port vector network analyzers | |
| TW201300799A (en) | Method of measuring scattering parameters of device under test | |
| CN109406839B (en) | Signal test fixture, system and test method | |
| KR101152046B1 (en) | Measurement error correcting method and electronic part characteristic measuring instrument | |
| CN104297713B (en) | Integrated circuit test system load plate calibration system | |
| CN107345986B (en) | Impedance testing method in de-embedding mode | |
| US7979232B2 (en) | Apparatuses and methods for determining configuration of SAS and SATA cables | |
| CN107703360A (en) | A kind of impedance test system and method for server complete signal link | |
| CN109001612A (en) | The method and apparatus of signal wire S parameter in a kind of test pcb board | |
| CN119001538A (en) | Signal testing device, signal testing method and display fault detection method | |
| CN102955097A (en) | Array substrate detection method, detection device and detection system | |
| CN108562769B (en) | S parameter extraction method for differential clamp | |
| CN102735945A (en) | Signal testing device | |
| CN108594018A (en) | The method and system of usb signal line characteristic impedance in a kind of test board | |
| US11169194B2 (en) | Technologies for verifying a de-embedder for interconnect measurement | |
| CN113268390A (en) | Test fixture, system and method for mSATA interface | |
| CN101752013B (en) | Testing device | |
| CN207586904U (en) | A kind of onboard interface signal measurement jig and the signal testing jig that Insertion Loss can be surveyed | |
| CN106324541B (en) | A kind of non-insertable devices measurement calibration method | |
| CN116413533A (en) | Automatic line loss calibration method applied to module test fixture | |
| CN116973636A (en) | An S-parameter testing method, device, equipment and storage medium | |
| CN113009223B (en) | Impedance measuring method | |
| CN103954854A (en) | Testing method and device for pogo pin electrical performance | |
| CN114706718A (en) | A PCIe signal integrity verification method, device, device and medium | |
| CN103455400A (en) | Method for testing SMI2 (intel scalable memory interface 2) signals of internal memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180216 |
|
| RJ01 | Rejection of invention patent application after publication |