CN106055436A - Method for testing QPI data lane gradient function - Google Patents
Method for testing QPI data lane gradient function Download PDFInfo
- Publication number
- CN106055436A CN106055436A CN201610334923.XA CN201610334923A CN106055436A CN 106055436 A CN106055436 A CN 106055436A CN 201610334923 A CN201610334923 A CN 201610334923A CN 106055436 A CN106055436 A CN 106055436A
- Authority
- CN
- China
- Prior art keywords
- qpi
- data lane
- function
- degrade
- link
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Computer And Data Communications (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
Description
技术领域technical field
本发明涉及服务器测试技术领域,具体涉及一种使用ITP工具测试QPI data laneDegrade功能的方法,一种基于Intel平台使用ITP工具测试QPI data lane Degrade功能的方法。The invention relates to the technical field of server testing, in particular to a method for testing QPI data lane Degrade functions using ITP tools, and a method for testing QPI data lane Degrade functions using ITP tools based on an Intel platform.
背景技术Background technique
随着IT领域技术的不断发展,传统信息化服务以及日趋强大的云计算服务,对服务器的安全可靠要求越来越高。作为服务器产品提供商,一款服务器无论是在研发阶段还是生产阶段都需要对产品进行安全性测试,从而严格保证该产品的安全性,其主要体现在RAS功能上。With the continuous development of IT technology, traditional information services and increasingly powerful cloud computing services, the requirements for server security and reliability are getting higher and higher. As a server product provider, whether a server is in the research and development stage or the production stage, it is necessary to conduct security tests on the product, so as to strictly guarantee the security of the product, which is mainly reflected in the RAS function.
RAS 是Reliability(可靠性), Availability(有效性), Serviceability(适合性)的简称。RAS is the abbreviation of Reliability (reliability), Availability (effectiveness), Serviceability (suitability).
QPI总线是基于数据包传输(packet-based)、高带宽、低延迟的点到点互连技术(point to point interconnect),速度达到9.6GT/s(每秒可以传输9.6G次数据)。每一条连接(link)是含RX,TX各20 条data lane,连续10 条data lane可视为一个半宽链路,当任意一个半宽链路失效时,另外一条半宽链路继续保持数据传输,确保CPU之间数据传输正常,也就是CPU QPI RAS 特性之一。The QPI bus is based on packet-based, high-bandwidth, and low-latency point-to-point interconnect technology (point to point interconnect), with a speed of 9.6GT/s (9.6G data can be transmitted per second). Each connection (link) includes 20 data lanes for RX and TX respectively. 10 consecutive data lanes can be regarded as a half-width link. When any half-width link fails, the other half-width link continues to maintain data Transmission, to ensure normal data transmission between CPUs, which is one of the CPU QPI RAS features.
Intel的QuickPath Interconnect技术缩写为QPI,译为快速通道互联。事实上它的官方名字叫做CSI,Common System Interface公共系统接口,用来实现芯片之间的直接互联,而不是在通过FSB连接到北桥,矛头直指AMD的HT总线。无论是速度、带宽、每个针脚的带宽、功耗等一切规格都要超越HT总线。Intel's QuickPath Interconnect technology is abbreviated as QPI, which translates to fast channel interconnection. In fact, its official name is CSI, Common System Interface, which is used to realize the direct interconnection between chips, instead of connecting to the north bridge through FSB, and the spearhead is directed at AMD's HT bus. Whether it is speed, bandwidth, bandwidth per pin, power consumption, etc., all specifications must exceed the HT bus.
CPU QPI 总线RAS功能中的QPI Data Lane Degrade功能,是当一条半宽链路出现故障无法传输数据时,QPI链路自动降低位宽,保证另一条半宽链路继续工作,确保QPI总线不会因为数据传输中断而导致系统宕机。The QPI Data Lane Degrade function in the CPU QPI bus RAS function is that when a half-width link fails and cannot transmit data, the QPI link automatically reduces the bit width to ensure that the other half-width link continues to work, ensuring that the QPI bus will not System downtime due to interruption of data transmission.
发明内容Contents of the invention
本发明要解决的技术问题是:为了解决上述问题,本发明提出了一种使用ITP工具测试QPI data lane(链路) Degrade功能的方法,一种基于Intel平台使用ITP工具测试QPIdata lane Degrade功能的方法。The technical problem to be solved in the present invention is: in order to solve the above-mentioned problem, the present invention proposes a kind of method that uses ITP tool to test QPI data lane (link) Degrade function, a kind of method that uses ITP tool to test QPIdata lane Degrade function based on Intel platform method.
本发明所采用的技术方案为:The technical scheme adopted in the present invention is:
一种测试QPI data lane Degrade功能的方法,所述方法在设置有XDP接口,支持QPIdata lane Degrade功能的CPU应用的服务器产品中,在开启data lane Degrad功能的情况下,通过ITP工具将QPI其中一条半宽链路注入错误,使其无法正常进行CPU间的数据传输,来模拟实际应用中出现的QPI data lane数据传输中断,检测当其中一条半宽链路故障停止工作时,另一条半宽链路是否继续数据传输,而不会发生服务器宕机现象,从而测试QPIDegrade功能。该测试方法操作简单,实用性较强,能准确的检测QPI Data Lane Degrade功能,有效确保了服务器的可靠性和安全性。A method for testing the QPI data lane Degrade function, the method is provided with an XDP interface, in a server product that supports the CPU application of the QPI data lane Degrade function, when the data lane Degrad function is turned on, one of the QPIs is transferred by an ITP tool The half-width link injects errors so that it cannot perform normal data transmission between CPUs to simulate the interruption of QPI data lane data transmission in actual applications, and detects that when one of the half-width links fails and stops working, the other half-width link Whether the road continues to transmit data without server downtime, so as to test the function of QPIDegrade. The test method is simple in operation and strong in practicability, can accurately detect the QPI Data Lane Degrade function, and effectively ensures the reliability and security of the server.
Integration Test Platform,简称ITP,全称集成测试平台。Integration Test Platform, referred to as ITP, full name integration test platform.
所述方法通过脚本查看QPI data lane(链路)的RX/TX状态和当前CPU工作状态判断QPI Degrade功能是否生效。The method checks the RX/TX state of the QPI data lane (link) and the current CPU working state through a script to judge whether the QPI Degrade function takes effect.
整个过程主要是利用ITP工具,在python平台上通过Cscripts脚本,在开启QPIData Lane Degrade情况下,向其中一条半宽Data Lane 注入错误,通过脚本查看QPI datalane RX/TX状态和当前CPU工作状态判断功能是否生效。The whole process mainly uses the ITP tool to inject errors into one of the half-width Data Lanes through the Cscripts script on the python platform when QPIData Lane Degrade is enabled, and check the QPI datalane RX/TX status and the current CPU working status judgment function through the script. Is it in effect.
所述方法操作流程如下:The method operation flow is as follows:
1)准备好Windows测试机和Windows操作系统;1) Prepare Windows test machine and Windows operating system;
2)用ITP工具连接测试机和控制端;2) Connect the testing machine and the control terminal with the ITP tool;
3)开启QPI data lane degrade 功能;3) Enable the QPI data lane degrade function;
4)控制端输入指令,查看当前QPI RX/TX Link status状态;4) Input commands on the control terminal to view the current QPI RX/TX Link status;
5)控制端输入指令注入错误,将当前RX/TX中任意半宽变为不可用状态;5) The input command injection error of the control terminal makes any half-width in the current RX/TX unavailable;
6)控制端输入指令,查看当前QPI RX/TX Link status状态:6) Input commands on the control terminal to view the current QPI RX/TX Link status status:
7)查看系统是否有蓝屏或者宕机现象。7) Check the system for blue screen or downtime.
本发明的有益效果为:The beneficial effects of the present invention are:
本发明方法测试方法操作简单,实用性较强,能准确的检测QPI Data Lane Degrade功能,有效确保了服务器的可靠性和安全性。The testing method of the invention is simple in operation, strong in practicability, can accurately detect the QPI Data Lane Degrade function, and effectively ensures the reliability and safety of the server.
附图说明Description of drawings
图1为本发明方法程序流程图。Fig. 1 is the procedure flow chart of the method of the present invention.
具体实施方式detailed description
下面结合说明书附图,根据具体实施方式对本发明进一步说明:Below in conjunction with accompanying drawing of description, the present invention is further described according to specific embodiment:
实施例1:Example 1:
一种测试QPI data lane Degrade功能的方法,所述方法在设置有XDP接口,支持QPIdata lane Degrade功能的CPU应用的服务器产品中,在开启data lane Degrad功能的情况下,通过ITP工具将QPI其中一条半宽链路注入错误,使其无法正常进行CPU间的数据传输,来模拟实际应用中出现的QPI data lane数据传输中断,检测当其中一条半宽链路故障停止工作时,另一条半宽链路是否继续数据传输,而不会发生服务器宕机现象,从而测试QPIDegrade功能。该测试方法操作简单,实用性较强,能准确的检测QPI Data Lane Degrade功能,有效确保了服务器的可靠性和安全性。A method for testing the QPI data lane Degrade function, the method is provided with an XDP interface, in a server product that supports the CPU application of the QPI data lane Degrade function, when the data lane Degrad function is turned on, one of the QPIs is transferred by an ITP tool The half-width link injects errors so that it cannot perform normal data transmission between CPUs to simulate the interruption of QPI data lane data transmission in actual applications, and detects that when one of the half-width links fails and stops working, the other half-width link Whether the road continues to transmit data without server downtime, so as to test the function of QPIDegrade. The test method is simple in operation and strong in practicability, can accurately detect the QPI Data Lane Degrade function, and effectively ensures the reliability and security of the server.
Integration Test Platform,简称ITP,全称集成测试平台。Integration Test Platform, referred to as ITP, full name integration test platform.
实施例2Example 2
在实施例1的基础上,本实施例所述方法通过脚本查看QPI data lane(链路)的RX/TX状态和当前CPU工作状态判断QPI Degrade功能是否生效。On the basis of Embodiment 1, the method described in this embodiment checks the RX/TX status of the QPI data lane (link) and the current CPU working status through a script to determine whether the QPI Degrade function takes effect.
整个过程主要是利用ITP工具,在python平台上通过Cscripts脚本,在开启QPIData Lane Degrade情况下,向其中一条半宽Data Lane 注入错误,通过脚本查看QPI datalane RX/TX状态和当前CPU工作状态判断功能是否生效。The whole process mainly uses the ITP tool to inject errors into one of the half-width Data Lanes through the Cscripts script on the python platform when QPIData Lane Degrade is turned on, and check the QPI datalane RX/TX status and the current CPU working status judgment function through the script. Is it in effect.
实施例3Example 3
如图1所示,在实施例1或2的基础上,本实施例所述方法操作流程如下:As shown in Figure 1, on the basis of embodiment 1 or 2, the operation process of the method described in this embodiment is as follows:
1)准备好Windows测试机和Windows操作系统;1) Prepare Windows test machine and Windows operating system;
2)用ITP工具连接测试机和控制端;2) Connect the testing machine and the control terminal with the ITP tool;
3)开启QPI data lane degrade 功能;3) Enable the QPI data lane degrade function;
4)控制端输入指令,查看当前QPI RX/TX Link status状态;4) Input commands on the control terminal to view the current QPI RX/TX Link status;
5)控制端输入指令注入错误,将当前RX/TX中任意半宽变为不可用状态;5) The input command injection error of the control terminal makes any half-width in the current RX/TX unavailable;
6)控制端输入指令,查看当前QPI RX/TX Link status状态:6) Input commands on the control terminal to view the current QPI RX/TX Link status status:
7)查看系统是否有蓝屏或者宕机现象。7) Check the system for blue screen or downtime.
上实施方式仅用于说明本发明,而并非对本发明的限制,有关技术领域的普通技术人员,在不脱离本发明的精神和范围的情况下,还可以做出各种变化和变型,因此所有等同的技术方案也属于本发明的范畴,本发明的专利保护范围应由权利要求限定。The above embodiments are only used to illustrate the present invention, but not to limit the present invention. Those of ordinary skill in the relevant technical fields can make various changes and modifications without departing from the spirit and scope of the present invention. Therefore, all Equivalent technical solutions also belong to the category of the present invention, and the scope of patent protection of the present invention should be defined by the claims.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610334923.XA CN106055436A (en) | 2016-05-19 | 2016-05-19 | Method for testing QPI data lane gradient function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610334923.XA CN106055436A (en) | 2016-05-19 | 2016-05-19 | Method for testing QPI data lane gradient function |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106055436A true CN106055436A (en) | 2016-10-26 |
Family
ID=57177210
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610334923.XA Pending CN106055436A (en) | 2016-05-19 | 2016-05-19 | Method for testing QPI data lane gradient function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106055436A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101615155A (en) * | 2009-07-21 | 2009-12-30 | 浪潮电子信息产业股份有限公司 | A new generation of Intel QPI bus test fixture |
| US20120079156A1 (en) * | 2010-09-24 | 2012-03-29 | Safranek Robert J | IMPLEMENTING QUICKPATH INTERCONNECT PROTOCOL OVER A PCIe INTERFACE |
| CN102439888A (en) * | 2011-09-05 | 2012-05-02 | 华为技术有限公司 | Rapid channel interconnection link monitoring method, device and system |
| CN102473169A (en) * | 2009-12-31 | 2012-05-23 | 英特尔公司 | Dynamic system reconfiguration |
| CN102763087A (en) * | 2011-06-28 | 2012-10-31 | 华为技术有限公司 | Method and system for realizing fault-tolerant interconnection among CPUs |
| CN104317690A (en) * | 2014-10-21 | 2015-01-28 | 浪潮电子信息产业股份有限公司 | Memory Demand Scrub testing method based on ITP tool |
-
2016
- 2016-05-19 CN CN201610334923.XA patent/CN106055436A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101615155A (en) * | 2009-07-21 | 2009-12-30 | 浪潮电子信息产业股份有限公司 | A new generation of Intel QPI bus test fixture |
| CN102473169A (en) * | 2009-12-31 | 2012-05-23 | 英特尔公司 | Dynamic system reconfiguration |
| US20120079156A1 (en) * | 2010-09-24 | 2012-03-29 | Safranek Robert J | IMPLEMENTING QUICKPATH INTERCONNECT PROTOCOL OVER A PCIe INTERFACE |
| CN102763087A (en) * | 2011-06-28 | 2012-10-31 | 华为技术有限公司 | Method and system for realizing fault-tolerant interconnection among CPUs |
| CN102439888A (en) * | 2011-09-05 | 2012-05-02 | 华为技术有限公司 | Rapid channel interconnection link monitoring method, device and system |
| CN104317690A (en) * | 2014-10-21 | 2015-01-28 | 浪潮电子信息产业股份有限公司 | Memory Demand Scrub testing method based on ITP tool |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104317690B (en) | Memory Demand Scrub testing method based on ITP tool | |
| US20070011536A1 (en) | Automated BIST execution scheme for a link | |
| CN104484274B (en) | A kind of internal memory taking turn audit function method of testing based on ITP instruments | |
| CN104268052B (en) | Memory Rank spark test method based on ITP tool | |
| CN108829567A (en) | Support the monolithic NVMe hard disk backboard of dual lighting and the ignition method of hard disk backboard | |
| CN102929755B (en) | Fault detection method of CPU (Central Processing Unit) module address and data bus | |
| CN107688521A (en) | A kind of server power supply detects circuit and detection method in place | |
| CN107832179A (en) | A kind of PCIe Error Enabling method of testings | |
| US10346265B2 (en) | Protocol aware testing engine for high speed link integrity testing | |
| CN106502952A (en) | A kind of PCIE device is gone offline safely method for designing | |
| CN107688540A (en) | A kind of method that long-range Debug is carried out using BMC | |
| CN111008102B (en) | FPGA accelerator card high-speed interface SI test control device, system and method | |
| CN105138438A (en) | MEMORY PATROL SCRUB testing method | |
| US7814371B2 (en) | Apparatus and method for point-to-point interconnect testing | |
| US10613963B2 (en) | Intelligent packet analyzer circuits, systems, and methods | |
| CN101110051A (en) | A test method and system for single-board debugging serial port function | |
| CN107943734A (en) | A kind of more FPGA isomeries accelerator card debugging systems and its interface connecting method, system | |
| CN106055436A (en) | Method for testing QPI data lane gradient function | |
| CN101267350A (en) | Debugging method and debugging system | |
| CN104898637B (en) | The self-refresh method and system of a kind of automobile controller | |
| CN107480019A (en) | A kind of server memory Rank Spare method of testings based on Intel Skylake processors | |
| CN104182317B (en) | A kind of DMI bus signals Integrity Testing | |
| CN100357905C (en) | Detection method for failure of address bus | |
| CN105302686A (en) | Memory target test method | |
| CN115373919A (en) | Soc debugging method and system, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20161026 |
|
| RJ01 | Rejection of invention patent application after publication |