CN105322962A - Frequency oscillator stability optimizing device and method - Google Patents
Frequency oscillator stability optimizing device and method Download PDFInfo
- Publication number
- CN105322962A CN105322962A CN201410314762.9A CN201410314762A CN105322962A CN 105322962 A CN105322962 A CN 105322962A CN 201410314762 A CN201410314762 A CN 201410314762A CN 105322962 A CN105322962 A CN 105322962A
- Authority
- CN
- China
- Prior art keywords
- phase
- frequency
- frequency signal
- time
- frequency oscillator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
本发明公开一种基于自参考的频率振荡器稳定度优化装置,该装置包括:频率振荡器,用于产生频率信号;相位存储单元,用于存储频率振荡器产生的频率信号当前时刻的相位,并延迟一个固定的时间单元;锁相单元,用于将频率振荡器产生的频率信号的相位,锁定于相位存储单元所存储的一个延迟时间单元之前的时刻的相位。
The invention discloses a device for optimizing the stability of a frequency oscillator based on self-reference, which includes: a frequency oscillator for generating a frequency signal; a phase storage unit for storing the current phase of the frequency signal generated by the frequency oscillator, And delay a fixed time unit; the phase locking unit is used to lock the phase of the frequency signal generated by the frequency oscillator to the phase at the moment before the delay time unit stored in the phase storage unit.
Description
技术领域technical field
本发明涉及频率振荡器领域,具体涉及一种基于自参考的频率振荡器稳定度优化装置及方法。The invention relates to the field of frequency oscillators, in particular to a self-reference-based frequency oscillator stability optimization device and method.
背景技术Background technique
人造时钟计时的发展从日晷到原子钟,历经了几千年。早期的计时主要用于天象的预测等;十八世纪中期,计时开始应用于航海中对经度的测量;经过不懈的努力,人们逐渐意识到,精确计时的主要目的是保持时间同步,而计时的稳定度则成为定位精度的决定因素。The development of artificial clock timekeeping has gone through thousands of years, from sundials to atomic clocks. Early timekeeping was mainly used for the prediction of astronomical phenomena, etc.; in the mid-18th century, timekeeping began to be applied to the measurement of longitude in navigation; through unremitting efforts, people gradually realized that the main purpose of accurate timekeeping is to keep time synchronized, and the timekeeping Stability becomes the determining factor of positioning accuracy.
现代的原子钟计时始于20世纪50年代。世界上第一台铯束原子频率标准的诞生,导致了1967年国际上新的“秒”定义的建立,即由依照天体运动定义的“天文秒”改变为使用原子钟复现的“原子秒”,并开创了人类时间测量和守时的新纪元。Modern atomic clock timekeeping began in the 1950s. The birth of the world's first cesium beam atomic frequency standard led to the establishment of a new international "second" definition in 1967, that is, the "astronomical second" defined by the movement of celestial bodies was changed to the "atomic second" reproduced by atomic clocks , and ushered in a new era of human time measurement and punctuality.
铯束频率标准投入实际应用之后,无论是设备的原理、结构等物理特性,还是频率准确度、稳定度等技术指标,都在不断改善和提高。20世纪80年代,人们根据激光冷却和离子囚禁理论研制出铯原子喷泉钟,稳定度达2.8×10-15τ-1/2,极大提高了时间测量的精度,成为主要的计时和守时工具。目前,光钟的研究也有突破性进展,但仍需长期持续的努力。After the cesium beam frequency standard is put into practical application, whether it is the physical characteristics such as the principle and structure of the equipment, or the technical indicators such as frequency accuracy and stability, it is constantly improving and improving. In the 1980s, people developed a cesium atomic fountain clock based on the theory of laser cooling and ion trapping, with a stability of 2.8×10 -15 τ -1/2 , which greatly improved the accuracy of time measurement and became the main timing and time keeping clock. tool. At present, there have been breakthroughs in the research of optical clocks, but long-term continuous efforts are still needed.
典型的被动型频率标准,采用原子特定能级跃迁辐射的电磁波频率作为本地振荡器的参考频率,进行频率或相位锁定,从而获得标准频率信号。其相对频率稳定度由阿伦偏差表征,可表示为A typical passive frequency standard uses the electromagnetic wave frequency radiated by atomic specific energy level transitions as the reference frequency of the local oscillator, and performs frequency or phase locking to obtain a standard frequency signal. Its relative frequency stability is characterized by the Allan deviation, which can be expressed as
这里,v0为频率信号的标称频率;〈Δv2(τ)〉为频率的一阶差分的无限时间平均;SNR为信噪比;Tc为鉴频周期;Q为品质因数;τ为积分时间。该频率标准,提高其稳定度的主要方法是提高信噪比SNR或提高自由演化时间TR=Tc/2。其中,信噪比SNR正比于N为原子数。但是,在实际应用中,本地振荡器的频率波动远高于由原子退相干引入的相位噪声,成为影响频率稳定度的重要因素。Here, v 0 is the nominal frequency of the frequency signal; <Δv 2 (τ)> is the infinite time average of the first-order difference of the frequency; SNR is the signal-to-noise ratio; T c is the frequency discrimination period; Q is the quality factor; τ is Integration time. The main method to improve the stability of this frequency standard is to increase the signal-to-noise ratio SNR or increase the free evolution time T R =T c /2. where the signal-to-noise ratio SNR is proportional to N is the number of atoms. However, in practical applications, the frequency fluctuation of the local oscillator is much higher than the phase noise introduced by atomic decoherence, which becomes an important factor affecting the frequency stability.
对于主动型频率标准,其相对频率稳定度可表示为For the active frequency standard, its relative frequency stability can be expressed as
这里,kB为波尔兹曼常数;T为环境温度;P为频率振荡器的实际功率;τ为积分时间。该频率稳定度主要决定于热噪声引起的相位波动,且正比于 Here, k B is Boltzmann's constant; T is the ambient temperature; P is the actual power of the frequency oscillator; τ is the integration time. The frequency stability is mainly determined by the phase fluctuation caused by thermal noise, and is proportional to
由以上分析可以看出,目前所使用的频率标准,其频率稳定度在短期的积分时间内,均表现为的特征,即随时间延续,随机噪声、温度等将会引起频率漂移,其稳定性逐渐下降。From the above analysis, it can be seen that the frequency stability of the currently used frequency standards in the short-term integration time is as follows: The characteristics of the frequency drift, that is, as time goes on, random noise, temperature, etc. will cause frequency drift, and its stability will gradually decrease.
发明内容Contents of the invention
本发明的目的在于提出了一种基于自参考的频率振荡器稳定度优化装置及方法,采用了持续将频率振荡器当前时刻的相位锁定于相隔固定时间的前一时刻的相位,从而改善了频率振荡器随时间延续,由随机噪声、温度、老化等引起的频率漂移的情况,使频率振荡器的稳定度得到显著提升。The object of the present invention is to propose a self-reference-based frequency oscillator stability optimization device and method, which continuously locks the phase of the current moment of the frequency oscillator to the phase of the previous moment separated by a fixed time, thereby improving the frequency The frequency drift of the oscillator over time, caused by random noise, temperature, aging, etc., has significantly improved the stability of the frequency oscillator.
为了达到上述目的,本发明采用以下技术方案:In order to achieve the above object, the present invention adopts the following technical solutions:
一种基于自参考的频率振荡器稳定度优化装置,所述装置包括:频率振荡器,用于产生频率信号;相位存储单元,用于存储频率振荡器产生的频率信号当前时刻的相位,并延迟一个固定的时间单元;锁相单元,用于将频率振荡器产生的频率信号的相位,锁定于相位存储单元所存储的一个延迟时间单元之前的时刻的相位。A device for optimizing the stability of a frequency oscillator based on self-reference, said device comprising: a frequency oscillator for generating a frequency signal; a phase storage unit for storing the current phase of the frequency signal generated by the frequency oscillator, and delaying A fixed time unit; a phase locking unit, which is used to lock the phase of the frequency signal generated by the frequency oscillator to the phase at a moment before a delay time unit stored in the phase storage unit.
一种基于自参考的频率振荡器稳定度优化方法,所述方法包括:利用相位存储单元存储频率振荡器产生的频率信号当前时刻的相位,并延迟一个固定的时间单元,同时利用锁相单元持续地将频率振荡器当前时刻产生的频率信号的相位,锁定于相位存储单元所存储的间隔一个延迟时间单元的前一时刻的相位。A method for optimizing the stability of a frequency oscillator based on self-reference, the method includes: using a phase storage unit to store the current phase of the frequency signal generated by the frequency oscillator, and delaying a fixed time unit, while using a phase-locking unit to continuously The phase of the frequency signal generated by the frequency oscillator at the current moment is locked to the phase at the previous moment stored in the phase storage unit at an interval of one delay time unit.
附图说明Description of drawings
图1显示了本发明的基于自参考的频率振荡器稳定度优化装置的典型实施例的结构示意图。FIG. 1 shows a schematic structural diagram of a typical embodiment of the self-reference-based frequency oscillator stability optimization device of the present invention.
具体实施方式detailed description
为使本发明的目的、技术方案和优点更加清楚明了,下面结合具体实施方式并参照附图,对本发明进一步详细说明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in combination with specific embodiments and with reference to the accompanying drawings.
图1显示了本发明提出的基于自参考的频率振荡器稳定度优化装置,所述装置包括:频率振荡器1,用于产生频率信号;相位存储单元2,用于存储频率振荡器1产生的频率信号当前时刻的相位,并延迟一个固定的时间单元;锁相单元3,用于将频率振荡器1产生的频率信号的相位,锁定于相位存储单元2所存储的间隔一个延迟时间单元的前一时刻的相位。Fig. 1 has shown the frequency oscillator stability optimization device based on self-reference that the present invention proposes, and described device comprises: frequency oscillator 1, is used for generating frequency signal; Phase storage unit 2, is used for storing the frequency oscillator 1 produced The phase of the current moment of the frequency signal, and delay a fixed time unit; the phase lock unit 3 is used to lock the phase of the frequency signal generated by the frequency oscillator 1 to the front of the interval of a delay time unit stored in the phase storage unit 2 moment of phase.
由频率振荡器1产生的频率信号的相位表示为The phase of the frequency signal generated by frequency oscillator 1 is expressed as
其中,ω0为该频率信号的标称角频率;为该频率信号的相位随时间的变化项。Wherein, ω 0 is the nominal angular frequency of this frequency signal; is the phase change term of the frequency signal with time.
根据阿伦偏差的定义,该频率信号的稳定度由阿伦偏差可表示为According to the definition of Allan deviation, the stability of the frequency signal can be expressed as
其中,τ为阿伦偏差的积分时间;v0=ω0/2π为该频率信号的标称频率;〈Δv2(τ)〉为频率数据的一阶差分的无限时间平均,其定义为Among them, τ is the integration time of the Allan deviation; v 0 = ω 0 /2π is the nominal frequency of the frequency signal; 〈Δv 2 (τ)〉 is the infinite time average of the first-order difference of the frequency data, which is defined as
为相位变化项的一阶差分的无限时间平均,其定义为 is the infinite time average of the first-order difference of the phase change term, which is defined as
需要说明的是,通常情况下,可以假定为平稳随机函数,且各态遍历,其无限时间平均可由单一样本函数的时间平均得到。It should be noted that, usually, it can be assumed that is a stationary random function, and its states are ergodic, and its infinite time average can be obtained from the time average of a single sample function.
由相位存储单元2存储频率振荡器1在t时刻产生的频率信号的相位值并延迟一个固定的时间单元T0后,由锁相单元3将频率振荡器1在t+T0时刻产生的频率信号的相位锁定于相位存储单元2所存储的t时刻的相位即得到The phase value of the frequency signal generated by the frequency oscillator 1 at time t is stored by the phase storage unit 2 And after delaying a fixed time unit T 0 , the phase of the frequency signal generated by the frequency oscillator 1 at t+T 0 is determined by the phase locking unit 3 Locked in the phase of the t moment stored in the phase storage unit 2 get
即which is
这里,C为某一确定不变的数;锁相单元2对频率振荡器1进行锁相的过程为平稳过程,δθ(t)为t时刻锁相过程所产生的随机误差。需要说明的是,通常情况下,锁相过程产生的随机误差δθ远小于频率振荡器相位扰动项在延迟时间单元内的变化即且延迟时间单元T0远大于对频率振荡器进行一次锁相过程所需的时间。Here, C is a definite and constant number; the phase-locking process of the frequency oscillator 1 by the phase-locking unit 2 is a steady process, and δθ(t) is a random error generated during the phase-locking process at time t. It should be noted that, usually, the random error δθ generated by the phase-locking process is much smaller than the change of the frequency oscillator phase disturbance item in the delay time unit which is And the delay time unit T 0 is much longer than the time required for a phase-locking process of the frequency oscillator.
需要说明的是,本发明中,只要实现当前时刻的相位相对于存储的相位锁定即可,并不严格要求其相位完全相等。因此,为了表述方便,在本发明中略去固定的相位差项C,这样上式可简化为It should be noted that, in the present invention, as long as the phase at the current moment is locked relative to the stored phase, it is not strictly required that the phases are completely equal. Therefore, for the convenience of expression, the fixed phase difference term C is omitted in the present invention, so that the above formula can be simplified as
令T0=2kπ/ω0,上式可进一步化简为Let T 0 =2kπ/ω 0 , the above formula can be further simplified as
这里,k是任意不变的正整数。需要说明的是,本发明所述的相位存储单元2可以产生任意固定的延迟时间单元T0,不在本发明讨论之列。Here, k is any constant positive integer. It should be noted that the phase storage unit 2 of the present invention can generate any fixed delay time unit T 0 , which is not included in the discussion of the present invention.
任意的阿伦偏差的积分时间可表示为The integration time of any Allan deviation can be expressed as
τ=NT0+τ′τ=NT 0 +τ′
这里,N为正整数,0≤τ′<T0。当锁相单元3锁定时,可计算得Here, N is a positive integer, 0≤τ'<T 0 . When the phase-locking unit 3 is locked, it can be calculated as
需要说明的是,随τ′的变化而变化,为其在τ′取值范围内的最大值。例如,当的变化为一扩散过程,即其中D为扩散系数,则由此,所述频率信号的阿伦偏差可表示为It should be noted, varies with the variation of τ′, It is the maximum value within the value range of τ'. For example, when The change of is a diffusion process, namely where D is the diffusion coefficient, then Thus, the Allan deviation of the frequency signal can be expressed as
令make
可得Available
由上式可以看出:It can be seen from the above formula:
当τ<<τ0时,由于所述频率振荡器1产生的频率信号的稳定度由起主导作用,且随时间的变化为σy(τ)∝1/τ;When τ<<τ 0 , due to The stability of the frequency signal generated by the frequency oscillator 1 is determined by Plays a dominant role and varies with time as σ y (τ)∝1/τ;
当τ=τ0时, When τ=τ 0 ,
当τ>>τ0时,所述频率振荡器1产生的频率信号的稳定度由δθ2/ω0 2T0τ起主导作用,且随时间的变化为 When τ>>τ 0 , The stability of the frequency signal generated by the frequency oscillator 1 is dominated by δθ 2 /ω 0 2 T 0 τ, and the change over time is
本发明还提供了一种基于自参考的频率振荡器稳定度优化方法,该方法通过上面介绍的基于自参考的频率振荡器稳定度优化装置实施。The present invention also provides a self-reference-based frequency oscillator stability optimization method, which is implemented by the above-mentioned self-reference-based frequency oscillator stability optimization device.
本发明的基于自参考的频率振荡器稳定度优化方法包括步骤:利用相位存储单元2存储频率振荡器1产生的频率信号当前时刻的相位,并延迟一个固定的时间单元,同时利用锁相单元3持续地将频率振荡器1当前时刻产生的频率信号的相位,锁定于相位存储单元2所存储的间隔一个延迟时间单元的前一时刻的相位。The self-reference-based frequency oscillator stability optimization method of the present invention includes the steps of: using the phase storage unit 2 to store the phase of the frequency signal at the current moment generated by the frequency oscillator 1, and delaying a fixed time unit, while using the phase locking unit 3 The phase of the frequency signal generated by the frequency oscillator 1 at the current moment is continuously locked to the phase at the previous moment stored in the phase storage unit 2 at an interval of one delay time unit.
综上所述,本发明旨在保护一种基于自参考的频率振荡器稳定度优化的装置及方法,通过持续将频率振荡器当前时刻的相位锁定于相隔固定时间的前一时刻的相位,避免了随着时间的延续,由于随机噪声、温度、老化等引起的频率漂移的情况。与现有技术相比,本发明具有以下优点和效果:In summary, the present invention aims to protect a device and method for optimizing the stability of a frequency oscillator based on self-reference, by continuously locking the phase of the frequency oscillator at the current moment to the phase at the previous moment with a fixed time interval, avoiding Over time, frequency drift due to random noise, temperature, aging, etc. is accounted for. Compared with the prior art, the present invention has the following advantages and effects:
(1)所述装置锁定时,在积分时间τ0处频率振荡器的稳定度在 通常情况下,自由运转的频率振荡器的短期稳定度特征表现为 若其在τ0处的稳定度能够达到可以计算其在T0处的稳定度需为考虑锁相过程所产生的随机误差δθ,若仅包含对相位测量的不确定度,可最大限度减小至热噪声,表示为(1) When the device is locked, the stability of the frequency oscillator at the integration time τ0 is at Typically, the short-term stability of a free-running frequency oscillator is characterized by If its stability at τ 0 can reach It can be calculated that its stability at T 0 needs to be Considering the random error δθ generated by the phase-locking process, if only the uncertainty of phase measurement is included, the thermal noise can be minimized, expressed as
这里,kB为波尔兹曼常数;T为环境温度;P为频率振荡器的实际功率。取常用值ω0=2π×10GHz,T0=1ms,P=7dBm(5mW),计算得Here, k B is Boltzmann's constant; T is the ambient temperature; P is the actual power of the frequency oscillator. Take the common value ω 0 =2π×10GHz, T 0 =1ms, P=7dBm (5mW), calculate
在τ=1s处,稳定度为这一指标在目前的技术水平很难达到。本发明中所述的装置及方法,由于积分时间在τ0之前,稳定度随时间的变化为σy(τ)∝1/τ,从而采用短期稳定度较差的频率振荡器,即可实现在τ0处的稳定度达到换言之,所述装置锁定时,频率振荡器的短期稳定度有了显著的提升。At τ=1s, the stability is This indicator is difficult to achieve at the current technical level. In the device and method described in the present invention, since the integration time is before τ 0 , the stability varies with time as σ y (τ) ∝ 1/τ, thus adopting a frequency oscillator with poor short-term stability can realize The stability at τ0 reaches In other words, the short-term stability of the frequency oscillator is significantly improved when the device locks.
(2)所述装置锁定时,频率振荡器的频率稳定度在τ<<τ0处,表现为σy(τ)∝1/τ;在τ>>τ0处,表现为其转折点对应的积分时间 可通过改变的值来调节。对于短期稳定度越差的频率振荡器,其对应的值越大,转折点对应的积分时间τ0也越大,相应的转折点处的频率稳定度σy(τ0)及其之后的积分时间所对应的频率稳定度得到的优化也会越大。(2) When the device is locked, the frequency stability of the frequency oscillator is at τ<<τ 0 , expressed as σ y (τ)∝1/τ; at τ>>τ 0 , expressed as The integration time corresponding to its turning point Can be changed by value to adjust. For frequency oscillators with worse short-term stability, the The larger the corresponding value, the greater the integration time τ 0 corresponding to the turning point, and the greater the optimization of the frequency stability σ y (τ 0 ) at the corresponding turning point and the frequency stability corresponding to the integration time thereafter .
应当理解的是,本发明的上述具体实施方式仅仅用于示例性说明或解释本发明的原理,而不构成对本发明的限制。因此,在不偏离本发明的精神和范围的情况下所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。此外,本发明所附权利要求旨在涵盖落入所附权利要求范围和边界、或者这种范围和边界的等同形式内的全部变化和修改例。It should be understood that the above specific embodiments of the present invention are only used to illustrate or explain the principle of the present invention, and not to limit the present invention. Therefore, any modification, equivalent replacement, improvement, etc. made without departing from the spirit and scope of the present invention shall fall within the protection scope of the present invention. Furthermore, it is intended that the appended claims of the present invention embrace all changes and modifications that come within the scope and metesques of the appended claims, or equivalents of such scope and metes and bounds.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410314762.9A CN105322962B (en) | 2014-07-03 | 2014-07-03 | Frequency oscillator stability optimizes device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410314762.9A CN105322962B (en) | 2014-07-03 | 2014-07-03 | Frequency oscillator stability optimizes device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105322962A true CN105322962A (en) | 2016-02-10 |
| CN105322962B CN105322962B (en) | 2019-01-29 |
Family
ID=55249659
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410314762.9A Active CN105322962B (en) | 2014-07-03 | 2014-07-03 | Frequency oscillator stability optimizes device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105322962B (en) |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4873491A (en) * | 1987-10-19 | 1989-10-10 | Wilkins Jeffrey K | Phase shift circuit utilizing a variable time delay line |
| US20010036240A1 (en) * | 1998-09-03 | 2001-11-01 | Timo Gossmann | Digital PLL (Phase-Locked Loop) frequency synthesizer |
| US6326812B1 (en) * | 1997-05-23 | 2001-12-04 | Altera Corporation | Programmable logic device with logic signal delay compensated clock network |
| US20030193375A1 (en) * | 2002-04-12 | 2003-10-16 | Claude Gauthier | Phase locked loop input receiver design with delay matching feature |
| US20060076992A1 (en) * | 2004-10-12 | 2006-04-13 | Samsung Electronics Co., Ltd. | Delay locked loops and methods using ring oscillators |
| CN1768479A (en) * | 2003-04-03 | 2006-05-03 | 艾利森电话股份有限公司 | Method and system of jitter compensation |
| US20080150598A1 (en) * | 2005-05-09 | 2008-06-26 | Micron Technology, Inc. | Apparatus and method for controlling a delay- or phase- locked loop as a function of loop frequency |
| US20080238752A1 (en) * | 2007-03-26 | 2008-10-02 | Semiconductor Technology Academic Research Center | Analog-to-digital (AD) converter and analog-to-digital conversion method |
| US7659783B2 (en) * | 2007-07-16 | 2010-02-09 | Micrel, Inc. | System and method for phase-locked loop (PLL) for high-speed memory interface (HSMI) |
| CN102098045A (en) * | 2009-12-10 | 2011-06-15 | Nxp股份有限公司 | Electronic circuit frequency generation |
| US7969252B2 (en) * | 2007-12-17 | 2011-06-28 | Micron Technology, Inc. | System and method for reducing lock time in a phase-locked loop |
| EP2110951A3 (en) * | 2008-04-11 | 2012-03-07 | Fujitsu Ltd. | Phase controlling apparatus, phase-control printed board, and controlling method |
| CN103633999A (en) * | 2012-08-20 | 2014-03-12 | 南亚科技股份有限公司 | Phase-locked loop and method for clock delay adjustment |
-
2014
- 2014-07-03 CN CN201410314762.9A patent/CN105322962B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4873491A (en) * | 1987-10-19 | 1989-10-10 | Wilkins Jeffrey K | Phase shift circuit utilizing a variable time delay line |
| US6326812B1 (en) * | 1997-05-23 | 2001-12-04 | Altera Corporation | Programmable logic device with logic signal delay compensated clock network |
| US20010036240A1 (en) * | 1998-09-03 | 2001-11-01 | Timo Gossmann | Digital PLL (Phase-Locked Loop) frequency synthesizer |
| US20030193375A1 (en) * | 2002-04-12 | 2003-10-16 | Claude Gauthier | Phase locked loop input receiver design with delay matching feature |
| CN1768479A (en) * | 2003-04-03 | 2006-05-03 | 艾利森电话股份有限公司 | Method and system of jitter compensation |
| US20060076992A1 (en) * | 2004-10-12 | 2006-04-13 | Samsung Electronics Co., Ltd. | Delay locked loops and methods using ring oscillators |
| US20080150598A1 (en) * | 2005-05-09 | 2008-06-26 | Micron Technology, Inc. | Apparatus and method for controlling a delay- or phase- locked loop as a function of loop frequency |
| US20080238752A1 (en) * | 2007-03-26 | 2008-10-02 | Semiconductor Technology Academic Research Center | Analog-to-digital (AD) converter and analog-to-digital conversion method |
| US7659783B2 (en) * | 2007-07-16 | 2010-02-09 | Micrel, Inc. | System and method for phase-locked loop (PLL) for high-speed memory interface (HSMI) |
| US7969252B2 (en) * | 2007-12-17 | 2011-06-28 | Micron Technology, Inc. | System and method for reducing lock time in a phase-locked loop |
| EP2110951A3 (en) * | 2008-04-11 | 2012-03-07 | Fujitsu Ltd. | Phase controlling apparatus, phase-control printed board, and controlling method |
| CN102098045A (en) * | 2009-12-10 | 2011-06-15 | Nxp股份有限公司 | Electronic circuit frequency generation |
| CN103633999A (en) * | 2012-08-20 | 2014-03-12 | 南亚科技股份有限公司 | Phase-locked loop and method for clock delay adjustment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105322962B (en) | 2019-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109085616B (en) | Satellite time service method, device and storage medium | |
| CN105867107A (en) | Low-power high-precision time service system | |
| ur Rahman et al. | A 1–2 GHz computational-locking ADPLL with sub-20-cycle locktime across PVT variation | |
| WO2014161360A1 (en) | Method, device, and computer storage medium for compensating for synchronization clock signal | |
| CN104460313A (en) | GPS time service device for providing high-precision large-step time synchronizing signals | |
| CN104300969A (en) | A high-precision synchronous clock realization method based on an all-digital phase-locked loop | |
| CN107086901A (en) | A method for establishing BDT and a method for establishing UTC (NTSC) | |
| CN103424755A (en) | Method for testing phase and frequency change before and after switching primary and secondary clocks of navigation satellite | |
| CN115903444B (en) | Local time generation method and device for establishing distributed constellation time reference | |
| CN103338036B (en) | Based on the frequency signal link control method of atomic clock of phase group process | |
| CN105322962A (en) | Frequency oscillator stability optimizing device and method | |
| CN109474276A (en) | A kind of CPT atomic frequency synchronisation control means and system | |
| US11824576B2 (en) | Apparatus, system and method for generating an output oscillator signal, transceiver, mobile device and base station | |
| CN203149049U (en) | Overall performance detection system applicable to atomic clock | |
| Krška et al. | Stability of clock frequency offset measurements and synchronization in uwb devices | |
| JP5307532B2 (en) | Frequency change measurement method and apparatus | |
| Ovchinnikov et al. | Measurement of rubidium ground-state hyperfine transition frequency using atomic fountains | |
| Lombardi | The evolution of time measurement, part 3: atomic clocks [Recalibration] | |
| CN104868913B (en) | A kind of Coherent Population Trapping Trapping of Atoms frequency marking | |
| JP2008502199A (en) | Clock jitter measurement | |
| De | Sundial to the atomic clock | |
| CN103163401B (en) | Detection method of integrated machine performance suitable for atomic clock | |
| Xie et al. | Time-Frequency System for Satellite Navigation | |
| Park et al. | Learning-based frequency synchronization with NTP for low-cost phasor measurement units | |
| Asmar | Ultra-stable oscillators for probe radio science investigations |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |