[go: up one dir, main page]

CN104635135A - De-embedding method of compound semiconductor device - Google Patents

De-embedding method of compound semiconductor device Download PDF

Info

Publication number
CN104635135A
CN104635135A CN201510050561.7A CN201510050561A CN104635135A CN 104635135 A CN104635135 A CN 104635135A CN 201510050561 A CN201510050561 A CN 201510050561A CN 104635135 A CN104635135 A CN 104635135A
Authority
CN
China
Prior art keywords
compound semiconductor
ghost effect
semiconductor device
transmission line
embedding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510050561.7A
Other languages
Chinese (zh)
Inventor
刘洪刚
刘桂明
常虎东
周佳辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201510050561.7A priority Critical patent/CN104635135A/en
Publication of CN104635135A publication Critical patent/CN104635135A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

本发明公开了一种化合物半导体器件的去嵌入方法,属于微电子集成电路技术领域。该方法包括:分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应;以及根据产生的寄生效应,从外至内逐级去除寄生效应。本发明提供合理分析了在片测试的版图结构,具有实际物理意义,完整地地表征和去除了可能的寄生影响;改进了传统去嵌方法的缺点,提高了去嵌入带宽,保证了更高频范围的去嵌精确度和高频器件模型和电路应用的有效性。另外,本发明从物理来源上充分考虑和表征所有可能的寄生效应,提高了去嵌入的精度和带宽,具有实际的应用价值。

The invention discloses a method for de-embedding a compound semiconductor device, belonging to the technical field of microelectronic integrated circuits. The method includes: analyzing the on-chip test structure of the compound semiconductor device to determine the parasitic effect generated by the compound semiconductor device; and removing the parasitic effect step by step from the outside to the inside according to the generated parasitic effect. The invention provides a reasonable analysis of the layout structure of the on-chip test, has practical physical significance, completely characterizes and removes possible parasitic effects; improves the shortcomings of the traditional de-embedding method, improves the de-embedding bandwidth, and ensures higher frequency range of de-embedding accuracy and validity for high-frequency device models and circuit applications. In addition, the invention fully considers and characterizes all possible parasitic effects from the physical source, improves the precision and bandwidth of de-embedding, and has practical application value.

Description

一种化合物半导体器件的去嵌入方法A method for de-embedding a compound semiconductor device

技术领域technical field

本发明涉及半导体器件的测试和建模,尤其涉及射频器件技术领域中的一种化合物半导体器件的去嵌入方法,属于微电子集成电路技术领域。The invention relates to testing and modeling of semiconductor devices, in particular to a method for de-embedding a compound semiconductor device in the technical field of radio frequency devices, and belongs to the technical field of microelectronic integrated circuits.

背景技术Background technique

随着半导体器件物理特征尺寸的不断缩小,器件的射频工作范围逐渐增加,甚至到太赫兹领域,频率的提高意味着波长的减小,此结论用于射频电路,就是当波长可与分立的电路元件的几何尺寸相比拟时,电压和电流不再保持空间不变,必须将它们看作是传输的波,所以,寄生参数对于器件高频性能的影响越来越明显,而去嵌入就是去除半导体器件中寄生参数对半导体器件高频性能的影响,进而准确的去嵌入方法对于获得半导体器件本征性能参数十分重要。With the continuous shrinking of the physical feature size of semiconductor devices, the radio frequency operating range of the device gradually increases, even in the terahertz field, the increase of frequency means the decrease of wavelength. This conclusion is used in radio frequency circuits, that is, when the wavelength can be compared with discrete circuits When the geometric dimensions of the components are compared, the voltage and current no longer keep the space constant, and they must be regarded as transmitted waves. Therefore, the influence of parasitic parameters on the high-frequency performance of the device is becoming more and more obvious, and de-embedding is to remove the semiconductor The influence of parasitic parameters in the device on the high-frequency performance of semiconductor devices, and the accurate de-embedding method is very important for obtaining the intrinsic performance parameters of semiconductor devices.

金属导线或分立元件作为传输线处理的过渡是在波长变得越来越与电路元件的平均尺寸可比拟的过程中逐渐发生的。根据经验,当分立的电路元件平均尺寸大于波长的1/10时,应该应用传输线理论。对于化合物半导体器件的传输衬底,传输线中的波长可以用有效介电常数来表示为:The transition to the treatment of metal wires or discrete components as transmission lines occurred gradually as wavelengths became more and more comparable to the average size of circuit components. As a rule of thumb, transmission line theory should be applied when the average size of the discrete circuit elements is greater than 1/10 the wavelength. For the transmission substrate of compound semiconductor devices, the wavelength in the transmission line can be expressed by the effective dielectric constant as:

λλ == cc ff ·&Center Dot; ϵϵ effeff

对于砷化镓衬底材料来说,其介电常数值为12.9,该工艺下传输线在100GHz情况下的波长约为0.8毫米,这样1/10的波长为80μm,当在片金属连接线超过80μm时,这种频率下用集总LC元件来表征金属连接线的性能会出现明显误差,而实际上为了测试探针需要,金属焊盘的尺寸通常为100μm×100μm,金属焊盘的尺寸已经超过波长的1/10,加上金属焊盘到器件输入输出端口的金属互连线,传统的LC集总元件寄生网络明显不能精确实现去嵌效果,因此传统的开路-短路方法只能适用于频率较低的范围里,当化合物半导体射频器件的工作频率较高时,利用传统方法去嵌入已经不再适用。For the gallium arsenide substrate material, its dielectric constant value is 12.9, and the wavelength of the transmission line in this process is about 0.8 mm at 100 GHz, so that the wavelength of 1/10 is 80 μm. When the on-chip metal connection line exceeds 80 μm At this frequency, there will be obvious errors in using lumped LC components to characterize the performance of metal connecting lines. In fact, for the needs of test probes, the size of metal pads is usually 100μm×100μm, and the size of metal pads has exceeded 1/10 of the wavelength, plus the metal interconnection from the metal pad to the input and output ports of the device, the traditional LC lumped element parasitic network obviously cannot accurately achieve the de-embedding effect, so the traditional open-short method can only be applied to frequency In the lower range, when the operating frequency of the compound semiconductor RF device is high, the traditional method of de-embedding is no longer applicable.

另外,频率的提高也同样预示着在片测试金属结构之间的相互干扰也是不可忽视的寄生参数,这样也说明只利用传输线的方法也不能完全满足去嵌入的要求。在射频电路中,需要对衬底减薄来提高电路的性能,背孔能实现良好的接地,同时背孔引入寄生的等效电感也不可忽略。In addition, the increase of the frequency also indicates that the mutual interference between metal structures in the on-chip test is also a parasitic parameter that cannot be ignored, which also shows that the method of only using the transmission line cannot fully meet the requirements of de-embedding. In radio frequency circuits, it is necessary to thin the substrate to improve the performance of the circuit. The back hole can achieve good grounding, and the equivalent inductance introduced by the back hole cannot be ignored.

发明内容Contents of the invention

(一)要解决的技术问题(1) Technical problems to be solved

随着化合物半导体射频器件工作频率的提高,器件的测试和建模面临着一系列挑战,有鉴于此,本发明提供了一种化合物半导体射频器件的去嵌入方法。With the increase of the working frequency of the compound semiconductor radio frequency device, the testing and modeling of the device are faced with a series of challenges. In view of this, the present invention provides a de-embedding method for the compound semiconductor radio frequency device.

(二)技术方案(2) Technical solution

为达到上述目的,本发明提供了一种化合物半导体器件的去嵌入方法,包括:分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应;以及根据产生的寄生效应,从外至内逐级去除寄生效应。In order to achieve the above object, the present invention provides a method for de-embedding a compound semiconductor device, including: analyzing the on-chip test structure of the compound semiconductor device to determine the parasitic effect produced by the compound semiconductor device; and according to the generated parasitic effect, from outside to The parasitic effects are removed step by step.

上述方案中,所述分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应,具体包括:分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应从外至内依次为:金属焊盘寄生效应、金属互联转换结构寄生效应、传输线寄生效应和背孔寄生效应。In the above scheme, the analysis of the on-chip test structure of the compound semiconductor device to determine the parasitic effects produced by the compound semiconductor device specifically includes: analyzing the on-chip test structure of the compound semiconductor device to determine that the parasitic effects produced by the compound semiconductor device are from outside to inside The order is: metal pad parasitic effect, metal interconnect conversion structure parasitic effect, transmission line parasitic effect and back hole parasitic effect.

上述方案中,所述根据产生的寄生效应,从外至内逐级去除寄生效应,具体包括:通过矩阵的级联关系,从外至内依次去除金属焊盘寄生效应、金属互联转换结构寄生效应、传输线寄生效应和背孔寄生效应,将参考平面去嵌到本征器件输入输出端口,从而得到化合物半导体射频器件的本征参数。In the above solution, the parasitic effects are removed step by step from the outside to the inside according to the generated parasitic effects, specifically including: through the cascading relationship of the matrix, the parasitic effects of the metal pad and the parasitic effects of the metal interconnection conversion structure are sequentially removed from the outside to the inside , transmission line parasitic effect and back hole parasitic effect, de-embed the reference plane to the input and output ports of the intrinsic device, so as to obtain the intrinsic parameters of the compound semiconductor radio frequency device.

上述方案中,所述化合物半导体器件是具有射频特性的化合物半导体场效应晶体管。In the above solution, the compound semiconductor device is a compound semiconductor field effect transistor with radio frequency characteristics.

上述方案中,所述金属焊盘寄生效应,是用于实现探针接触的金属焊盘产生的寄生效应,包括两个金属焊盘的前向传输线和后向开路传输线产生的寄生效应,以及金属焊盘之间的串扰电容产生的寄生效应。In the above solution, the metal pad parasitic effect is the parasitic effect generated by the metal pad used to realize the probe contact, including the parasitic effect generated by the forward transmission line and the backward open transmission line of the two metal pads, and the metal pad Parasitic effects generated by crosstalk capacitance between pads.

上述方案中,所述金属互联转换结构寄生效应,是用于金属焊盘到传输线的平缓过度的金属互联转换结构产生的寄生效应,金属互联转换结构由集总LC等效结构构成,而金属互联转换结构之间的串扰电容被归并到其他两个串扰电容中去。In the above solution, the parasitic effect of the metal interconnection conversion structure is the parasitic effect generated by the metal interconnection conversion structure used for the gentle transition from the metal pad to the transmission line. The metal interconnection conversion structure is composed of a lumped LC equivalent structure, and the metal interconnection The crosstalk capacitance between transition structures is merged into the other two crosstalk capacitances.

上述方案中,所述传输线寄生效应,是用于连接本征器件输出的传输线产生的寄生效应,包括两边传输线和两者之间的串扰电容产生的寄生效应。In the above solution, the parasitic effect of the transmission line is the parasitic effect produced by the transmission line used to connect the output of the intrinsic device, including the parasitic effect produced by the transmission lines on both sides and the crosstalk capacitance between them.

上述方案中,所述背孔寄生效应,是用于实现共源极接地的背孔产生的寄生效应。In the above solution, the parasitic effect of the back hole is a parasitic effect generated by the back hole for realizing common source grounding.

(三)有益效果(3) Beneficial effects

与现有技术相比,上述技术方案具有以下优点:Compared with the prior art, the above-mentioned technical solution has the following advantages:

本发明提供的这种化合物半导体器件的去嵌入方法,合理分析了在片测试的版图结构,具有实际物理意义,完整地地表征和去除了可能的寄生影响;改进了传统去嵌方法的缺点,提高了去嵌入带宽,保证了更高频范围的去嵌精确度和高频器件模型和电路应用的有效性。另外,本发明提供的化合物半导体射频器件去嵌入方法,从物理来源上充分考虑和表征所有可能的寄生效应,提高了去嵌入的精度和带宽,具有实际的应用价值。The de-embedding method of the compound semiconductor device provided by the present invention reasonably analyzes the layout structure of the on-chip test, has practical physical significance, completely characterizes and removes possible parasitic effects; improves the shortcomings of the traditional de-embedding method, The de-embedding bandwidth is improved to ensure the accuracy of de-embedding in a higher frequency range and the validity of high-frequency device models and circuit applications. In addition, the compound semiconductor radio frequency device de-embedding method provided by the present invention fully considers and characterizes all possible parasitic effects from the physical source, improves the precision and bandwidth of de-embedding, and has practical application value.

附图说明Description of drawings

图1是本发明提供的化合物半导体器件的去嵌入方法的流程图。FIG. 1 is a flow chart of a de-embedding method for a compound semiconductor device provided by the present invention.

图2是依照本发明实施例的化合物半导体射频器件的去嵌入分割示意图;2 is a schematic diagram of de-embedding and segmentation of a compound semiconductor radio frequency device according to an embodiment of the present invention;

图3是依照本发明实施例的化合物半导体射频器件的寄生参数等效电路。FIG. 3 is an equivalent circuit of parasitic parameters of a compound semiconductor radio frequency device according to an embodiment of the present invention.

具体实施方式Detailed ways

为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明进一步详细说明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

本发明公开了一种化合物半导体射频器件的去嵌入方法,通过合理分析在片测试的版图结构,将寄生效应分成四个组成部分,依次为金属焊盘寄生参数,金属互联转换结构寄生参数,传输线寄生参数,背孔寄生参数。通过矩阵的级联关系,依次去除金属焊盘,金属互联转换结构,传输线和背孔的寄生效应,将参考平面去嵌到本征器件输入输出端口,从而得到化合物半导体射频器件的本征参数。The invention discloses a method for de-embedding a compound semiconductor radio frequency device. By reasonably analyzing the layout structure of the on-chip test, the parasitic effect is divided into four components, which are the parasitic parameters of the metal pad, the parasitic parameters of the metal interconnection conversion structure, and the transmission line. Parasitic parameters, back hole parasitic parameters. Through the cascade relationship of the matrix, the parasitic effects of metal pads, metal interconnection conversion structures, transmission lines and back holes are removed in turn, and the reference plane is de-embedded into the input and output ports of the intrinsic device, thereby obtaining the intrinsic parameters of the compound semiconductor radio frequency device.

如图1所示,图1是本发明提供的化合物半导体器件的去嵌入方法的流程图,该方法包括以下步骤:As shown in Figure 1, Figure 1 is a flow chart of a de-embedding method for a compound semiconductor device provided by the present invention, the method comprising the following steps:

步骤1:分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应;Step 1: Analyze the on-wafer test structure of the compound semiconductor device to determine the parasitic effects produced by the compound semiconductor device;

步骤2:根据产生的寄生效应,从外至内逐级去除寄生效应。Step 2: Remove the parasitic effects step by step from the outside to the inside according to the generated parasitic effects.

其中,步骤1中所述分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应,具体包括:分析化合物半导体器件的在片测试结构,确定化合物半导体器件产生的寄生效应从外至内依次为:金属焊盘寄生效应、金属互联转换结构寄生效应、传输线寄生效应和背孔寄生效应。Wherein, analyzing the on-wafer test structure of the compound semiconductor device as described in step 1, and determining the parasitic effects produced by the compound semiconductor device specifically include: analyzing the on-wafer test structure of the compound semiconductor device, and determining that the parasitic effects produced by the compound semiconductor device are from outside to The inner order is: metal pad parasitic effect, metal interconnection conversion structure parasitic effect, transmission line parasitic effect and back hole parasitic effect.

步骤2中所述根据产生的寄生效应,从外至内逐级去除寄生效应,具体包括:通过矩阵的级联关系,从外至内依次去除金属焊盘寄生效应、金属互联转换结构寄生效应、传输线寄生效应和背孔寄生效应,将参考平面去嵌到本征器件输入输出端口,从而得到化合物半导体射频器件的本征参数。According to the generated parasitic effects described in step 2, the parasitic effects are removed step by step from the outside to the inside, specifically including: through the cascading relationship of the matrix, the metal pad parasitic effects, the metal interconnection conversion structure parasitic effects, The transmission line parasitic effect and the back hole parasitic effect de-embed the reference plane to the input and output ports of the intrinsic device, so as to obtain the intrinsic parameters of the compound semiconductor radio frequency device.

金属焊盘寄生效应,是用于实现探针接触的金属焊盘产生的寄生效应,包括两个金属焊盘的前向传输线和后向开路传输线产生的寄生效应,以及金属焊盘之间的串扰电容产生的寄生效应。金属互联转换结构寄生效应,是用于金属焊盘到传输线的平缓过度的金属互联转换结构产生的寄生效应,金属互联转换结构由集总LC等效结构构成,而金属互联转换结构之间的串扰电容被归并到其他两个串扰电容中去。传输线寄生效应,是用于连接本征器件输出的传输线产生的寄生效应,包括两边传输线和两者之间的串扰电容产生的寄生效应。背孔寄生效应,是用于实现共源极接地的背孔产生的寄生效应。The metal pad parasitic effect is the parasitic effect generated by the metal pad used to realize the probe contact, including the parasitic effect generated by the forward transmission line and the backward open transmission line of the two metal pads, and the crosstalk between the metal pads The parasitic effect of capacitance. The parasitic effect of the metal interconnection conversion structure is the parasitic effect generated by the metal interconnection conversion structure used for the gentle transition from the metal pad to the transmission line. The metal interconnection conversion structure is composed of a lumped LC equivalent structure, and the crosstalk between the metal interconnection conversion structures Capacitors are merged into the other two crosstalk capacitors. The parasitic effect of the transmission line is the parasitic effect produced by the transmission line used to connect the output of the intrinsic device, including the parasitic effect produced by the transmission line on both sides and the crosstalk capacitance between the two. The parasitic effect of the back hole is the parasitic effect generated by the back hole used to realize the common source grounding.

在本发明一个优选实施例中,化合物半导体器件一般是选用具有射频特性的化合物半导体场效应晶体管。In a preferred embodiment of the present invention, the compound semiconductor device is generally a compound semiconductor field effect transistor with radio frequency characteristics.

以下结合附图对本发明的原理和特征进行描述,所举实例只用于解释本发明,并非用于限定本发明的范围。The principles and features of the present invention are described below in conjunction with the accompanying drawings, and the examples given are only used to explain the present invention, and are not intended to limit the scope of the present invention.

图2是依照本发明实施例的化合物半导体射频器件的去嵌入分割示意图。实际测试的参考平面为REF1,需要去嵌入到本征器件的输入输出端口REF2,得到本征器件部分14,寄生效应分为如下几个组成部分,用于探针接触的左边金属焊盘110和右边金属焊盘111,左边金属互联转换结构120和右边金属互联转换结构121,用于连接本征器件输入的左边传输线130和用于连接本征器件输出的右边传输线131,以及实现共源极接地的上下背孔150和151。FIG. 2 is a schematic diagram of de-embedding and segmentation of a compound semiconductor radio frequency device according to an embodiment of the present invention. The reference plane for the actual test is REF1, which needs to be de-embedded into the input and output port REF2 of the intrinsic device to obtain the intrinsic device part 14. The parasitic effect is divided into the following components, the left metal pad 110 for probe contact and The right metal pad 111, the left metal interconnection conversion structure 120 and the right metal interconnection conversion structure 121, the left transmission line 130 used to connect the input of the intrinsic device and the right transmission line 131 used to connect the output of the intrinsic device, and realize common source grounding The upper and lower back holes 150 and 151.

图3是依照本发明实施例的化合物半导体射频器件的寄生参数等效电路。寄生效应由以下元件组成:金属焊盘的前向传输线Tp和反向开路传输线Top,左边金属互联结构的LC集总等效结构Ln1和Cn1,右边金属互联结构的LC集总等效结构Ln2和Cn2,用于连接本征器件输出的左边传输线T1,用于连接本征器件输出的右边传输线T2,实现共源极接地的等效背孔电感Lb,以及两个串扰电容Cct1和Cct2FIG. 3 is an equivalent circuit of parasitic parameters of a compound semiconductor radio frequency device according to an embodiment of the present invention. The parasitic effect is composed of the following components: the forward transmission line T p of the metal pad and the reverse open transmission line T op , the LC lumped equivalent structures L n1 and C n1 of the metal interconnection structure on the left, the LC lumping of the metal interconnection structure on the right, etc. The effective structures L n2 and C n2 are used to connect the left transmission line T 1 of the intrinsic device output, and the right transmission line T 2 used to connect the intrinsic device output, realize the equivalent back hole inductance L b of the common source grounding, and two A crosstalk capacitance C ct1 and C ct2 .

实际测试得到的S参数由几组寄生参数和本征器件根据ABCD矩阵级联的关系形成,具体的表达式如下式:The S-parameters obtained by the actual test are formed by several groups of parasitic parameters and intrinsic devices according to the relationship of ABCD matrix cascading. The specific expression is as follows:

利用阻抗Z矩阵处理双端口网络串联的关系,利用导纳Y矩阵处理双端口网络并联的关系,从外至内逐级去除寄生参数的顺序依次为:去除金属焊盘寄生,去除金属互联转换寄生,去除传输线寄生,去除背孔寄生。最终得到本征器件的S参数结果如下式:Use the impedance Z matrix to deal with the series relationship of the two-port network, and use the admittance Y matrix to deal with the parallel relationship between the two-port network. The order of removing parasitic parameters step by step from the outside to the inside is as follows: remove metal pad parasitics, remove metal interconnection conversion parasitics , Remove transmission line parasitics, remove back hole parasitics. Finally, the S-parameter results of the intrinsic device are obtained as follows:

[[ SS DUTDUT ]] == [[ AA HoleHole ]] -- 11 ·&Center Dot; [[ AA leftleft TLineTLine ]] -- 11 ·&Center Dot; [[ AA leftleft TFTF ]] -- 11 ·&Center Dot; [[ AA PADPAD ]] -- 11 ·&Center Dot; [[ SS MeasMeas ]] ·&Center Dot; [[ AA PADPAD ]] -- 11 ·&Center Dot; [[ AA rightright TFTF ]] -- 11 ·&Center Dot; [[ AA rightright TLineTLine ]] -- 11 ·&Center Dot; [[ AA HoleHole ]] -- 11

本发明是通过合理分割版图的寄生组成,完整地表征和去除寄生效应,能提高去嵌入的带宽和准确性,保证本征器件S参数的正确性。The invention completely characterizes and removes the parasitic effect by reasonably dividing the parasitic composition of the layout, can improve the bandwidth and accuracy of de-embedding, and ensures the correctness of the S parameters of the intrinsic device.

以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The specific embodiments described above have further described the purpose, technical solutions and beneficial effects of the present invention in detail. It should be understood that the above descriptions are only specific embodiments of the present invention and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included within the protection scope of the present invention.

Claims (8)

1. a De-embedding method for compound semiconductor device, is characterized in that, comprising:
The test structure of analysis of compounds semiconductor devices, the ghost effect that deterministic compound semiconductor devices produces; And
According to the ghost effect produced, remove ghost effect step by step from outside to inside.
2. the De-embedding method of compound semiconductor device according to claim 1, is characterized in that, the test structure of described analysis of compounds semiconductor devices, the ghost effect that deterministic compound semiconductor devices produces, and specifically comprises:
The test structure of analysis of compounds semiconductor devices, the ghost effect that deterministic compound semiconductor devices produces is followed successively by from outside to inside: metal pad ghost effect, the ghost effect of metal interconnection transformational structure, transmission line ghost effect and dorsal pore ghost effect.
3. the De-embedding method of compound semiconductor device according to claim 2, is characterized in that, the described ghost effect according to producing, and removes ghost effect step by step from outside to inside, specifically comprises:
By the cascade connection of matrix, remove metal pad ghost effect, the ghost effect of metal interconnection transformational structure, transmission line ghost effect and dorsal pore ghost effect successively from outside to inside, go to be embedded into intrinsic device input/output port with reference to plane, thus obtain the intrinsic parameters of compound semiconductor radio-frequency devices.
4. the De-embedding method of compound semiconductor device according to any one of claim 1 to 3, is characterized in that, described compound semiconductor device is the compound semiconductor field effect transistor with radiofrequency characteristics.
5. the De-embedding method of the compound semiconductor device according to Claims 2 or 3, it is characterized in that, described metal pad ghost effect, it is the ghost effect that the metal pad for realizing probes touch produces, comprise the fl transmission line of two metal pads and the ghost effect of backward open circuited transmission line generation, and the ghost effect that the crosstalk capacitance between metal pad produces.
6. the De-embedding method of the compound semiconductor device according to Claims 2 or 3, it is characterized in that, the ghost effect of described metal interconnection transformational structure, for the ghost effect of metal pad to the metal interconnection transformational structure generation excessive gently of transmission line, metal interconnection transformational structure is made up of lump LC equivalent structure, and the crosstalk capacitance between metal interconnection transformational structure is integrated in other two crosstalk capacitance and goes.
7. the De-embedding method of the compound semiconductor device according to Claims 2 or 3, it is characterized in that, described transmission line ghost effect, being the ghost effect that the transmission line exported for connecting intrinsic device produces, comprising the ghost effect of both sides transmission line and the generation of crosstalk capacitance between the two.
8. the De-embedding method of the compound semiconductor device according to Claims 2 or 3, is characterized in that, described dorsal pore ghost effect, is the ghost effect that the dorsal pore for realizing common source ground connection produces.
CN201510050561.7A 2015-01-30 2015-01-30 De-embedding method of compound semiconductor device Pending CN104635135A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510050561.7A CN104635135A (en) 2015-01-30 2015-01-30 De-embedding method of compound semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510050561.7A CN104635135A (en) 2015-01-30 2015-01-30 De-embedding method of compound semiconductor device

Publications (1)

Publication Number Publication Date
CN104635135A true CN104635135A (en) 2015-05-20

Family

ID=53214100

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510050561.7A Pending CN104635135A (en) 2015-01-30 2015-01-30 De-embedding method of compound semiconductor device

Country Status (1)

Country Link
CN (1) CN104635135A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107167724A (en) * 2017-06-02 2017-09-15 厦门市三安集成电路有限公司 What a kind of small-signal was measured goes embedding method
CN110456248A (en) * 2019-07-29 2019-11-15 中国电子科技集团公司第五十五研究所 An Analysis Method of Carrier Concentration Distribution in Gallium Nitride Devices Based on Vector Grid Test
CN111737937A (en) * 2020-07-16 2020-10-02 杰华特微电子(杭州)有限公司 Modeling method of semiconductor device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003098255A1 (en) * 2002-05-16 2003-11-27 Koninklijke Philips Electronics N.V. Method for calibrating and de-embedding, set of devices for de-embedding and vector network analyzer
CN101943739A (en) * 2009-07-02 2011-01-12 台湾积体电路制造股份有限公司 De-embedding method and device
CN102243275A (en) * 2011-04-25 2011-11-16 上海宏力半导体制造有限公司 Measuring method for parasitic capacitance in capacitance DC (direct current) model
CN102543958A (en) * 2010-12-08 2012-07-04 台湾积体电路制造股份有限公司 Transmission line, test structure for de-embedding device on chip and chip

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003098255A1 (en) * 2002-05-16 2003-11-27 Koninklijke Philips Electronics N.V. Method for calibrating and de-embedding, set of devices for de-embedding and vector network analyzer
CN101943739A (en) * 2009-07-02 2011-01-12 台湾积体电路制造股份有限公司 De-embedding method and device
CN102543958A (en) * 2010-12-08 2012-07-04 台湾积体电路制造股份有限公司 Transmission line, test structure for de-embedding device on chip and chip
CN102243275A (en) * 2011-04-25 2011-11-16 上海宏力半导体制造有限公司 Measuring method for parasitic capacitance in capacitance DC (direct current) model

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107167724A (en) * 2017-06-02 2017-09-15 厦门市三安集成电路有限公司 What a kind of small-signal was measured goes embedding method
CN107167724B (en) * 2017-06-02 2019-08-13 厦门市三安集成电路有限公司 A kind of small measuring signal goes embedding method
CN110456248A (en) * 2019-07-29 2019-11-15 中国电子科技集团公司第五十五研究所 An Analysis Method of Carrier Concentration Distribution in Gallium Nitride Devices Based on Vector Grid Test
CN110456248B (en) * 2019-07-29 2021-09-17 中国电子科技集团公司第五十五研究所 Gallium nitride device carrier concentration distribution analysis method based on vector network test
CN111737937A (en) * 2020-07-16 2020-10-02 杰华特微电子(杭州)有限公司 Modeling method of semiconductor device
CN111737937B (en) * 2020-07-16 2023-06-23 杰华特微电子股份有限公司 Semiconductor device modeling method

Similar Documents

Publication Publication Date Title
Tiemeijer et al. Comparison of the" pad-open-short" and" open-short-load" deembedding techniques for accurate on-wafer RF characterization of high-quality passives
CN108664717B (en) A de-embedding method for on-chip test structures of millimeter-wave devices
Torres-Torres et al. Analytical model and parameter extraction to account for the pad parasitics in RF-CMOS
WO2018121479A1 (en) Method of extracting small-signal model of algan/gan hemt and parameter thereof
CN111679171B (en) Circuit topology structure based on interconnecting line unit and de-embedding method of interconnecting line unit cascading
CN107076822B (en) Test structure and method for judging de-embedding precision of radio frequency device by using lead-in device
Cho et al. A novel cascade-based de-embedding method for on-wafer microwave characterization and automatic measurement
CN107167724B (en) A kind of small measuring signal goes embedding method
CN105022878A (en) Radio frequency SOI-MOS varactor substrate model and parameter extracting method thereof
CN104635135A (en) De-embedding method of compound semiconductor device
Li et al. A thru-halfthru-short de-embedding method for millimeter-wave on-wafer HBT characterization
Cho et al. A shield-based three-port de-embedding method for microwave on-wafer characterization of deep-submicrometer silicon MOSFETs
CN113655360B (en) De-embedding Method for On-Wafer Test Structure of RF MOS Devices
CN102521447B (en) Parametric modeling method of millimeter wave field effect transistor based on binary combination
CN109683078B (en) Schottky diode test method and device
Tiemeijer et al. A new 12-term open–short–load de-embedding method for accurate on-wafer characterization of RF MOSFET structures
Wang et al. An Improved Through-Only De-Embedding Method for 110-GHz On-Wafer RF Device Characterization
CN107895089B (en) Improved method for extracting parameters of test structure of MOSFET (metal-oxide-semiconductor field effect transistor) transistor of integrated circuit
Huang Broadband complementary metal-oxide semiconductor interconnection transmission line measurements with generalized probe transition characterization and verification of multiline thru-reflect-line calibration
Abdo et al. Comparison between L-2L and thru-reflect-line de-embedding methods for W-band CMOS amplifier design
Cho et al. A fully-scalable de-embedding method for on-wafer S-parameter characterization of CMOS RF/microwave devices [MOSFET example]
Andrei et al. Efficient de-embedding technique for 110-GHz deep-channel-MOSFET characterization
CN115458425A (en) A de-embedding method for on-chip testing of terahertz devices
CN112711927B (en) De-embedding method based on resistor unit cascading
CN116449183B (en) De-embedding structure and method for on-chip test of radio frequency chip, storage medium and terminal

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150520

WD01 Invention patent application deemed withdrawn after publication