CA2030676A1 - Circuit arithmetique matriciel - Google Patents
Circuit arithmetique matricielInfo
- Publication number
- CA2030676A1 CA2030676A1 CA2030676A CA2030676A CA2030676A1 CA 2030676 A1 CA2030676 A1 CA 2030676A1 CA 2030676 A CA2030676 A CA 2030676A CA 2030676 A CA2030676 A CA 2030676A CA 2030676 A1 CA2030676 A1 CA 2030676A1
- Authority
- CA
- Canada
- Prior art keywords
- multiplier
- arithmetic circuit
- matrix
- matrix arithmetic
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP306497/`89 | 1989-11-28 | ||
| JP1306497A JPH03167664A (ja) | 1989-11-28 | 1989-11-28 | マトリクス演算回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2030676A1 true CA2030676A1 (fr) | 1991-05-29 |
| CA2030676C CA2030676C (fr) | 1994-11-08 |
Family
ID=17957737
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002030676A Expired - Fee Related CA2030676C (fr) | 1989-11-28 | 1990-11-22 | Circuit arithmetique matriciel |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5299146A (fr) |
| EP (1) | EP0430181A3 (fr) |
| JP (1) | JPH03167664A (fr) |
| CA (1) | CA2030676C (fr) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100416250B1 (ko) * | 2001-02-05 | 2004-01-24 | 삼성전자주식회사 | 시분할 방식의 행렬연산기 |
| US10360163B2 (en) | 2016-10-27 | 2019-07-23 | Google Llc | Exploiting input data sparsity in neural network compute units |
| US10175980B2 (en) * | 2016-10-27 | 2019-01-08 | Google Llc | Neural network compute tile |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2141847B (en) * | 1983-05-06 | 1986-10-15 | Seiko Instr & Electronics | Matrix multiplication apparatus for graphic display |
| JPS60163128A (ja) * | 1984-02-02 | 1985-08-26 | Nec Corp | 乗算回路 |
| JPS6347874A (ja) * | 1986-08-16 | 1988-02-29 | Nec Corp | 算術演算装置 |
| US4819155A (en) * | 1987-06-01 | 1989-04-04 | Wulf William A | Apparatus for reading to and writing from memory streams of data while concurrently executing a plurality of data processing operations |
| EP0305709B1 (fr) * | 1987-09-01 | 1993-12-29 | Siemens Aktiengesellschaft | Multiplicateur matrice-matrice |
| US5021987A (en) * | 1989-08-31 | 1991-06-04 | General Electric Company | Chain-serial matrix multipliers |
-
1989
- 1989-11-28 JP JP1306497A patent/JPH03167664A/ja active Pending
-
1990
- 1990-11-22 CA CA002030676A patent/CA2030676C/fr not_active Expired - Fee Related
- 1990-11-27 EP EP19900122670 patent/EP0430181A3/en not_active Withdrawn
-
1993
- 1993-08-05 US US08/102,508 patent/US5299146A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03167664A (ja) | 1991-07-19 |
| CA2030676C (fr) | 1994-11-08 |
| EP0430181A3 (en) | 1992-10-14 |
| EP0430181A2 (fr) | 1991-06-05 |
| US5299146A (en) | 1994-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR860700165A (ko) | X×y 비트배열 배율기/어큐뮬레이터 회로 | |
| GB8801472D0 (en) | Dynamic random-access memory | |
| GB8502632D0 (en) | Cmos dynamic random-access memory | |
| DE69027348D1 (de) | Speicherblockadressenermittlungsschaltkreis | |
| JPS56153576A (en) | Memory address unit | |
| GB2233131B (en) | Output circuit for DRAM cells | |
| JPS52123223A (en) | Electronic circuit for music box | |
| DE69130448D1 (de) | Adressenerzeugungsschaltung | |
| GB2025096B (en) | Memory board withlogical address modification | |
| EP0661710A3 (fr) | Dispositif de mémoire semi-conducteur avec circuit de génération de surtension. | |
| DE3380080D1 (en) | Memory address sequence generator | |
| DE68925569D1 (de) | Dynamischer Video-RAM-Speicher | |
| CA2030676A1 (fr) | Circuit arithmetique matriciel | |
| JPS5771578A (en) | Address translation selecting circuit for memory array | |
| EP0447266A3 (en) | Circuit for generating an address of a random access memory | |
| AU1900588A (en) | Memory address generation apparatus | |
| GB2130766B (en) | Memory address signal generating circuit | |
| EP0463374A3 (en) | Memory cell circuit and operation thereof | |
| JPS54146932A (en) | Address converter | |
| JPS5437646A (en) | Program loading system | |
| GB8827130D0 (en) | Self-refreshable dynamic memory cell | |
| EP0444624A3 (en) | Apparatus for generating an address to access a memory | |
| DE3379519D1 (en) | Dynamic reference potential generating circuit arrangement | |
| AU4931679A (en) | Memory address scanning circuit | |
| JPS5478990A (en) | Compound dynamic memory cell |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |