AU2002350823A1 - Method for making a thin layer comprising all or part of component(s) and/or of circuit(s) - Google Patents
Method for making a thin layer comprising all or part of component(s) and/or of circuit(s)Info
- Publication number
- AU2002350823A1 AU2002350823A1 AU2002350823A AU2002350823A AU2002350823A1 AU 2002350823 A1 AU2002350823 A1 AU 2002350823A1 AU 2002350823 A AU2002350823 A AU 2002350823A AU 2002350823 A AU2002350823 A AU 2002350823A AU 2002350823 A1 AU2002350823 A1 AU 2002350823A1
- Authority
- AU
- Australia
- Prior art keywords
- making
- circuit
- component
- thin layer
- thin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
- H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Laminated Bodies (AREA)
- Thin Film Transistor (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR01/12955 | 2001-10-09 | ||
| FR0112955A FR2830681A1 (en) | 2001-10-09 | 2001-10-09 | METHOD FOR MANUFACTURING A THIN LAYER COMPRISING ALL OR PART OF COMPONENT (S) AND / OR CIRCUIT (S) |
| PCT/FR2002/003408 WO2003032383A2 (en) | 2001-10-09 | 2002-10-07 | Method for making a thin layer comprising all or part of component(s) and/or of circuit(s) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2002350823A1 true AU2002350823A1 (en) | 2003-04-22 |
Family
ID=8868060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2002350823A Abandoned AU2002350823A1 (en) | 2001-10-09 | 2002-10-07 | Method for making a thin layer comprising all or part of component(s) and/or of circuit(s) |
Country Status (3)
| Country | Link |
|---|---|
| AU (1) | AU2002350823A1 (en) |
| FR (1) | FR2830681A1 (en) |
| WO (1) | WO2003032383A2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2876219B1 (en) | 2004-10-06 | 2006-11-24 | Commissariat Energie Atomique | METHOD FOR PRODUCING MIXED STACKED STRUCTURES, VARIOUS INSULATING ZONES AND / OR LOCALIZED VERTICAL ELECTRICAL CONDUCTION ZONES. |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3695956A (en) * | 1970-05-25 | 1972-10-03 | Rca Corp | Method for forming isolated semiconductor devices |
| US6027958A (en) * | 1996-07-11 | 2000-02-22 | Kopin Corporation | Transferred flexible integrated circuit |
| US6110393A (en) * | 1996-10-09 | 2000-08-29 | Sandia Corporation | Epoxy bond and stop etch fabrication method |
| JPH1126733A (en) * | 1997-07-03 | 1999-01-29 | Seiko Epson Corp | Transfer method of thin film device, thin film device, thin film integrated circuit device, active matrix substrate, liquid crystal display device, and electronic equipment |
-
2001
- 2001-10-09 FR FR0112955A patent/FR2830681A1/en not_active Withdrawn
-
2002
- 2002-10-07 AU AU2002350823A patent/AU2002350823A1/en not_active Abandoned
- 2002-10-07 WO PCT/FR2002/003408 patent/WO2003032383A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2003032383A2 (en) | 2003-04-17 |
| FR2830681A1 (en) | 2003-04-11 |
| WO2003032383A3 (en) | 2003-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2002330718A1 (en) | Integrated circuit structure and a method of making an integrated circuit structure | |
| AU2002339981A1 (en) | Method for creating adhesion during fabrication of electronic devices | |
| EP1164823A3 (en) | Printed circuit board and method of manufacturing the same | |
| AU2002240467A1 (en) | Electronic locking device and method of operating same | |
| AU2001265390A1 (en) | Method of making electronic materials | |
| EP0969530A3 (en) | Piezoelectric thin film component and method of manufacturing | |
| GB2423285B (en) | Slotted substrate and method of making | |
| AU2001267853A1 (en) | Method of manufacturing integrated circuit | |
| AU2003219352A1 (en) | Electronic device and method of manufacturing same | |
| AU2003285638A1 (en) | Electronic device and method of manufacturing same | |
| AU2002242217A1 (en) | Method and related apparatus of processing a substrate | |
| AU2001260500A1 (en) | A method of electronic component fabrication and an electronic component | |
| AU2003286362A1 (en) | Electronic device and method of manufacturing same | |
| AU2002334330A1 (en) | Electronic circuit comprising conductive bridges and method for making such bridges | |
| AU2002302563A1 (en) | Electronic system and method for booting of an electronic system | |
| AU2002310382A1 (en) | Method and apparatus for a clock circuit | |
| AU2002350823A1 (en) | Method for making a thin layer comprising all or part of component(s) and/or of circuit(s) | |
| AU2003217142A1 (en) | Integrated circuit device and method of manufacturing thereof | |
| AU2000265772A1 (en) | Method for making an integrated circuit capable of being surface-mounted and resulting circuit | |
| AU2002337168A1 (en) | Multilayer circuit and method of manufacturing | |
| AU2002323450A1 (en) | Thin film keypad and method of making same | |
| AU2002329057A1 (en) | Manufacturing method of ceramic electronic components and its manufacturing equipment | |
| AU2002354598A1 (en) | System and method for making complex electronic circuits | |
| AU1076900A (en) | Method of manufacturing printed-circuit board, method of manufacturing recordingdevice, and mask for printed-circuit board | |
| AU2002332301A1 (en) | Ceramic electronic component and production method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |