[go: up one dir, main page]

AU2001295047A1 - Method of forming shallow trench isolation in silicon - Google Patents

Method of forming shallow trench isolation in silicon

Info

Publication number
AU2001295047A1
AU2001295047A1 AU2001295047A AU9504701A AU2001295047A1 AU 2001295047 A1 AU2001295047 A1 AU 2001295047A1 AU 2001295047 A AU2001295047 A AU 2001295047A AU 9504701 A AU9504701 A AU 9504701A AU 2001295047 A1 AU2001295047 A1 AU 2001295047A1
Authority
AU
Australia
Prior art keywords
silicon
trench isolation
shallow trench
forming shallow
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001295047A
Inventor
Eric R. Miller
Stephen R. Moon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of AU2001295047A1 publication Critical patent/AU2001295047A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/973—Substrate orientation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
AU2001295047A 2000-11-14 2001-09-12 Method of forming shallow trench isolation in silicon Abandoned AU2001295047A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/713,513 US6537895B1 (en) 2000-11-14 2000-11-14 Method of forming shallow trench isolation in a silicon wafer
US09/713,513 2000-11-14
PCT/US2001/042177 WO2002041393A2 (en) 2000-11-14 2001-09-12 Method of forming shallow trench isolation in silicon

Publications (1)

Publication Number Publication Date
AU2001295047A1 true AU2001295047A1 (en) 2002-05-27

Family

ID=24866432

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001295047A Abandoned AU2001295047A1 (en) 2000-11-14 2001-09-12 Method of forming shallow trench isolation in silicon

Country Status (10)

Country Link
US (1) US6537895B1 (en)
EP (1) EP1336195A2 (en)
JP (1) JP2004517471A (en)
KR (1) KR20030051805A (en)
CN (1) CN1475032A (en)
AU (1) AU2001295047A1 (en)
CA (1) CA2427300A1 (en)
NO (1) NO20032152L (en)
TW (1) TW508730B (en)
WO (1) WO2002041393A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6917093B2 (en) * 2003-09-19 2005-07-12 Texas Instruments Incorporated Method to form shallow trench isolation with rounded upper corner for advanced semiconductor circuits
KR100641365B1 (en) * 2005-09-12 2006-11-01 삼성전자주식회사 Morse transistors having an optimized channel plane orientation, semiconductor devices having the same, and fabrication methods thereof
US20080248626A1 (en) * 2007-04-05 2008-10-09 International Business Machines Corporation Shallow trench isolation self-aligned to templated recrystallization boundary
JP2009065118A (en) * 2007-08-09 2009-03-26 Panasonic Corp Solid-state imaging device
US8785291B2 (en) 2011-10-20 2014-07-22 International Business Machines Corporation Post-gate shallow trench isolation structure formation
US8466496B2 (en) 2011-11-17 2013-06-18 International Business Machines Corporation Selective partial gate stack for improved device isolation
JP2014165372A (en) * 2013-02-26 2014-09-08 Toshiba Corp Nonvolatile semiconductor storage device
CN103632948B (en) * 2013-12-25 2018-05-25 苏州晶湛半导体有限公司 A kind of semiconductor devices and its manufacturing method

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3883948A (en) * 1974-01-02 1975-05-20 Signetics Corp Semiconductor structure and method
US3986200A (en) * 1974-01-02 1976-10-12 Signetics Corporation Semiconductor structure and method
US3920482A (en) * 1974-03-13 1975-11-18 Signetics Corp Method for forming a semiconductor structure having islands isolated by adjacent moats
US4569698A (en) * 1982-02-25 1986-02-11 Raytheon Company Method of forming isolated device regions by selective successive etching of composite masking layers and semiconductor material prior to ion implantation
US4570325A (en) * 1983-12-16 1986-02-18 Kabushiki Kaisha Toshiba Manufacturing a field oxide region for a semiconductor device
JPS63274767A (en) 1987-04-30 1988-11-11 Mitsubishi Electric Corp Ion implantation method
DE4340590A1 (en) * 1992-12-03 1994-06-09 Hewlett Packard Co Trench isolation using doped sidewalls
US5583368A (en) * 1994-08-11 1996-12-10 International Business Machines Corporation Stacked devices
US5576230A (en) 1994-09-02 1996-11-19 Texas Instruments Incorporated Method of fabrication of a semiconductor device having a tapered implanted region
US5861104A (en) * 1996-03-28 1999-01-19 Advanced Micro Devices Trench isolation with rounded top and bottom corners and edges
US5872043A (en) * 1996-07-25 1999-02-16 Industrial Technology Research Institute Method of planarizing wafers with shallow trench isolation
KR100219043B1 (en) 1996-12-20 1999-09-01 김영환 Method for forming isolation layer of semiconductor device
US5763315A (en) * 1997-01-28 1998-06-09 International Business Machines Corporation Shallow trench isolation with oxide-nitride/oxynitride liner
KR100230817B1 (en) 1997-03-24 1999-11-15 김영환 Method for manufacturing semiconductor device using shallow trench isolation
US6404402B1 (en) * 1997-03-25 2002-06-11 University Of Virginia Patent Foundation Preferential crystal etching technique for the fabrication of millimeter and submillimeter wavelength horn antennas
US6040597A (en) * 1998-02-13 2000-03-21 Advanced Micro Devices, Inc. Isolation boundaries in flash memory cores
US6078078A (en) 1998-10-01 2000-06-20 Advanced Micro Devices, Inc. V-gate transistor
JP2000150634A (en) * 1998-11-13 2000-05-30 Mitsubishi Electric Corp Semiconductor device and manufacturing method thereof
US6320215B1 (en) * 1999-07-22 2001-11-20 International Business Machines Corporation Crystal-axis-aligned vertical side wall device
KR100338767B1 (en) * 1999-10-12 2002-05-30 윤종용 Trench Isolation structure and semiconductor device having the same, trench isolation method

Also Published As

Publication number Publication date
CN1475032A (en) 2004-02-11
NO20032152D0 (en) 2003-05-13
TW508730B (en) 2002-11-01
WO2002041393A2 (en) 2002-05-23
US6537895B1 (en) 2003-03-25
KR20030051805A (en) 2003-06-25
CA2427300A1 (en) 2002-05-23
WO2002041393A3 (en) 2002-08-29
EP1336195A2 (en) 2003-08-20
JP2004517471A (en) 2004-06-10
NO20032152L (en) 2003-07-10

Similar Documents

Publication Publication Date Title
AU2002357717A1 (en) Method for limiting divot formation in post shallow trench isolation processes
AU5634800A (en) Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features
AU2001292029A1 (en) Silicon-on-insulator (soi) trench photodiode and method of forming same
EP1191602A3 (en) Method of forming trench MOS device and termination structure
AU2637801A (en) Methods of forming semiconductor structures
GB2400731B (en) Substrates having buried silicon germanium layers therein and methods of forming same
AU7565400A (en) A self-aligned method for forming deep trenches in shallow trenches for isolation of semiconductor devices
EP1189266A4 (en) Production method for silicon wafer and soi wafer, and soi wafer
EP1326269A4 (en) Method of producing silicon wafer and silicon wafer
AU2001273116A1 (en) Semiconductor device and method of formation
AU2002310076A1 (en) Structure and method to preserve sti during etching
AU2001284993A1 (en) Thick oxide layer on bottom of trench structure in silicon
AU2001279133A1 (en) Method of chemical mechanical polishing
AU2001288042A1 (en) High speed silicon etching method
EP1345262A4 (en) Method for producing silicon wafer and silicon wafer
AU4458001A (en) Method of surface treatment of semiconductor
AU2003267086A1 (en) A method of forming shallow trench isolation structure in a semiconductor device
SG82073A1 (en) Improved shallow trench isolation process
SG84583A1 (en) Method of forming shallow trench isolation
AU2001239776A1 (en) Silicon wafer manufacturing system and method
AU2002228766A1 (en) Semiconductor device and method of making same
AU2001295047A1 (en) Method of forming shallow trench isolation in silicon
GB0011692D0 (en) Method of forming a shallow trench isolation structure in a semiconductor device
AU2001228168A1 (en) Method of manufacturing power silicon transistor
AU2002366177A1 (en) Method of forming narrow trenches in semiconductor substrates