[go: up one dir, main page]

AU2001287877A1 - Process for the fabrication of mosfet devices depletion, silicided source and drain junctions - Google Patents

Process for the fabrication of mosfet devices depletion, silicided source and drain junctions

Info

Publication number
AU2001287877A1
AU2001287877A1 AU2001287877A AU8787701A AU2001287877A1 AU 2001287877 A1 AU2001287877 A1 AU 2001287877A1 AU 2001287877 A AU2001287877 A AU 2001287877A AU 8787701 A AU8787701 A AU 8787701A AU 2001287877 A1 AU2001287877 A1 AU 2001287877A1
Authority
AU
Australia
Prior art keywords
depletion
fabrication
drain junctions
mosfet devices
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001287877A
Inventor
Stephen Bruce Brodsky
Hussein Ibrahim Hanafi
Ronnen Andrew Roy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of AU2001287877A1 publication Critical patent/AU2001287877A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/926—Dummy metallization

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Silicates, Zeolites, And Molecular Sieves (AREA)

Abstract

A sub-0.1 mum MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate region which is thereafter removed and replaced with a polysilicon gate region.
AU2001287877A 2000-09-28 2001-09-17 Process for the fabrication of mosfet devices depletion, silicided source and drain junctions Abandoned AU2001287877A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/672,185 2000-09-28
US09/672,185 US6440808B1 (en) 2000-09-28 2000-09-28 Damascene-gate process for the fabrication of MOSFET devices with minimum poly-gate depletion, silicided source and drain junctions, and low sheet resistance gate-poly
PCT/GB2001/004154 WO2002027799A2 (en) 2000-09-28 2001-09-17 Process for the fabrication of mosfet devices depletion, silicided source and drain junctions

Publications (1)

Publication Number Publication Date
AU2001287877A1 true AU2001287877A1 (en) 2002-04-08

Family

ID=24697488

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001287877A Abandoned AU2001287877A1 (en) 2000-09-28 2001-09-17 Process for the fabrication of mosfet devices depletion, silicided source and drain junctions

Country Status (9)

Country Link
US (1) US6440808B1 (en)
EP (1) EP1320878B1 (en)
JP (1) JP4027064B2 (en)
KR (1) KR100537580B1 (en)
AT (1) ATE314729T1 (en)
AU (1) AU2001287877A1 (en)
DE (1) DE60116342T2 (en)
TW (1) TW517288B (en)
WO (1) WO2002027799A2 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6656764B1 (en) * 2002-05-15 2003-12-02 Taiwan Semiconductor Manufacturing Company Process for integration of a high dielectric constant gate insulator layer in a CMOS device
US6790733B1 (en) * 2003-03-28 2004-09-14 International Business Machines Corporation Preserving TEOS hard mask using COR for raised source-drain including removable/disposable spacer
JP4833512B2 (en) * 2003-06-24 2011-12-07 東京エレクトロン株式会社 To-be-processed object processing apparatus, to-be-processed object processing method, and to-be-processed object conveyance method
JP5001388B2 (en) * 2003-06-24 2012-08-15 東京エレクトロン株式会社 Pressure control method for workpiece processing apparatus
CN1309023C (en) * 2003-08-22 2007-04-04 南亚科技股份有限公司 Damascene gate process
US7332421B2 (en) * 2003-12-31 2008-02-19 Dongbu Electronics Co., Ltd. Method of fabricating gate electrode of semiconductor device
US7479684B2 (en) 2004-11-02 2009-01-20 International Business Machines Corporation Field effect transistor including damascene gate with an internal spacer structure
KR100680505B1 (en) * 2005-12-14 2007-02-08 동부일렉트로닉스 주식회사 Manufacturing Method of Semiconductor Device
KR100715272B1 (en) 2006-04-21 2007-05-08 삼성전자주식회사 Method of forming gate structure and method of manufacturing semiconductor device using same
US20080079084A1 (en) * 2006-09-28 2008-04-03 Micron Technology, Inc. Enhanced mobility MOSFET devices
US7435636B1 (en) 2007-03-29 2008-10-14 Micron Technology, Inc. Fabrication of self-aligned gallium arsenide MOSFETs using damascene gate methods
US7585716B2 (en) * 2007-06-27 2009-09-08 International Business Machines Corporation High-k/metal gate MOSFET with reduced parasitic capacitance
EP2176880A1 (en) * 2007-07-20 2010-04-21 Imec Damascene contacts on iii-v cmos devices
US7745295B2 (en) * 2007-11-26 2010-06-29 Micron Technology, Inc. Methods of forming memory cells
US20100038705A1 (en) * 2008-08-12 2010-02-18 International Business Machines Corporation Field effect device with gate electrode edge enhanced gate dielectric and method for fabrication
US8048733B2 (en) 2009-10-09 2011-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating a gate structure
DE102010003451B4 (en) 2010-03-30 2013-12-24 Globalfoundries Dresden Module One Llc & Co. Kg Exchange gate method for large ε metal gate stacks by avoiding a polishing process to expose the dummy material
CN102569076B (en) * 2010-12-08 2015-06-10 中国科学院微电子研究所 Semiconductor device and manufacturing method thereof
US8759219B2 (en) * 2011-01-24 2014-06-24 United Microelectronics Corp. Planarization method applied in process of manufacturing semiconductor component
US9385044B2 (en) * 2012-12-31 2016-07-05 Texas Instruments Incorporated Replacement gate process
US9396986B2 (en) * 2013-10-04 2016-07-19 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanism of forming a trench structure
US9184089B2 (en) 2013-10-04 2015-11-10 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanism of forming a trench structure
KR101655622B1 (en) 2013-12-20 2016-09-07 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 Mechanism for finfet well doping
TWI689040B (en) 2017-02-02 2020-03-21 聯華電子股份有限公司 Semiconductor device and method of fabricating the same
CN109585546A (en) * 2017-09-29 2019-04-05 中芯国际集成电路制造(上海)有限公司 Semiconductor devices and forming method thereof
CN112424917B (en) * 2018-06-06 2022-08-19 港大科桥有限公司 Metal oxide semiconductor field effect transistor and manufacturing method thereof
CN113745314B (en) * 2021-07-16 2024-04-02 中国科学院微电子研究所 Cold source MOS transistor and manufacturing method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168072A (en) * 1990-10-12 1992-12-01 Texas Instruments Incorporated Method of fabricating an high-performance insulated-gate field-effect transistor
US6063677A (en) * 1996-10-28 2000-05-16 Texas Instruments Incorporated Method of forming a MOSFET using a disposable gate and raised source and drain
US6133106A (en) * 1998-02-23 2000-10-17 Sharp Laboratories Of America, Inc. Fabrication of a planar MOSFET with raised source/drain by chemical mechanical polishing and nitride replacement
US6399432B1 (en) * 1998-11-24 2002-06-04 Philips Semiconductors Inc. Process to control poly silicon profiles in a dual doped poly silicon process
US6277707B1 (en) * 1998-12-16 2001-08-21 Lsi Logic Corporation Method of manufacturing semiconductor device having a recessed gate structure
US6284613B1 (en) * 1999-11-05 2001-09-04 Chartered Semiconductor Manufacturing Ltd. Method for forming a T-gate for better salicidation
TW543102B (en) * 2000-01-04 2003-07-21 Taiwan Semiconductor Mfg Manufacturing method of metal-oxide-semiconductor device
US6319807B1 (en) * 2000-02-07 2001-11-20 United Microelectronics Corp. Method for forming a semiconductor device by using reverse-offset spacer process
US6303447B1 (en) * 2000-02-11 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method for forming an extended metal gate using a damascene process
US6271094B1 (en) * 2000-02-14 2001-08-07 International Business Machines Corporation Method of making MOSFET with high dielectric constant gate insulator and minimum overlap capacitance
US6303418B1 (en) * 2000-06-30 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer

Also Published As

Publication number Publication date
ATE314729T1 (en) 2006-01-15
KR20030033081A (en) 2003-04-26
JP2002151690A (en) 2002-05-24
WO2002027799A2 (en) 2002-04-04
WO2002027799A3 (en) 2002-11-21
US6440808B1 (en) 2002-08-27
EP1320878B1 (en) 2005-12-28
TW517288B (en) 2003-01-11
DE60116342D1 (en) 2006-02-02
JP4027064B2 (en) 2007-12-26
KR100537580B1 (en) 2005-12-20
EP1320878A2 (en) 2003-06-25
DE60116342T2 (en) 2006-08-03

Similar Documents

Publication Publication Date Title
AU2001287877A1 (en) Process for the fabrication of mosfet devices depletion, silicided source and drain junctions
TW328615B (en) MOSFET device and method of controlling dopant diffusion and metal contamination in thin polycide gate conductor
SG161098A1 (en) Semiconductor device and manufacturing method thereof
SG111054A1 (en) Self-aligned silicide process for silicon sidewall source and drain contacts and structure formed thereby
WO2003026019A1 (en) Semiconductor device and production method therefor
TW200509259A (en) Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
TWI256089B (en) Ultra-shallow junction MOSFET having a high-k gate dielectric and in-situ doped selective epitaxy source/drain extensions and a method of making same
WO2001065608A3 (en) Trench gate dmos field-effect transistor and method of making the same
WO2005064644A3 (en) Strained silicon mosfets having reduced diffusion of n-type dopants
TW200512882A (en) Method and apparatus for fabricating CMOS field effect transistors
SG87811A1 (en) Integration on bipolar and cmos devices for sub-0.1 micrometer transistors
TWI268557B (en) Semiconductor device, accumulation mode multiple-gate transistor and methods of fabricating the same
TW200607048A (en) CMOS device with improved performance and method of fabricating the same
WO2003032401A1 (en) Semiconductor device and its manufacturing method
WO2005094299A3 (en) Improved cmos transistors and methods of forming same
TW200629476A (en) A method for making a semiconductor device with a high-k gate dielectric layer and a silicide gate electrode
EP1152470A3 (en) Semiconductor device with LDD structure and process of manufacturing the same
TW200503175A (en) Transistor device and forming method thereof and CMOS device manufacturing method
TW200727401A (en) Method for fabricating a recessed-gate MOS transistor device
TW362289B (en) Manufacturing method of metal oxide semiconductor field effect transistor
TWI264049B (en) Metal oxide semiconductor transistor and method for manufacturing the same
SG146447A1 (en) Esd parasitic bipolar transistors with high resistivity regions in the collector
WO2000067301A3 (en) Method of making shallow junction semiconductor devices
EP0892429A3 (en) Process for semiconductor device fabrication
EP1209732A3 (en) Method to form an elevated S/D CMOS device by contacting S/D through a contact hole in the oxide