[go: up one dir, main page]

AU2001287726A1 - Analogue/digital interface circuit - Google Patents

Analogue/digital interface circuit

Info

Publication number
AU2001287726A1
AU2001287726A1 AU2001287726A AU8772601A AU2001287726A1 AU 2001287726 A1 AU2001287726 A1 AU 2001287726A1 AU 2001287726 A AU2001287726 A AU 2001287726A AU 8772601 A AU8772601 A AU 8772601A AU 2001287726 A1 AU2001287726 A1 AU 2001287726A1
Authority
AU
Australia
Prior art keywords
analogue
signal
circuit
interface circuit
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001287726A
Inventor
Michael Fitchett
Jan Krellner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of AU2001287726A1 publication Critical patent/AU2001287726A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Oscillators With Electromechanical Resonators (AREA)

Abstract

An analogue/digital interface circuit is disclosed in which an integral bistable circuit has its state changed by the arrival of an incoming analogue signal (10), however transient, and irrespective of when it arrives relative to the clock signal (40) driving the digital circuit. The use of a bistable (flip-flop) circuit (8) enables each path of the interface circuit to be traversed when scan test signals (75) are applied to it. Concurrently with the application of such signals, an inhibition signal is applied to the analogue signal inlet to prevent the arrival of any subsequent analogue signals from changing the state of the signal-storage element. <IMAGE>
AU2001287726A 2000-09-11 2001-09-10 Analogue/digital interface circuit Abandoned AU2001287726A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP00402493A EP1189069B1 (en) 2000-09-11 2000-09-11 Testable analogue/digital interface circuit
EP00402493 2000-09-11
PCT/EP2001/010450 WO2002021148A1 (en) 2000-09-11 2001-09-10 Analogue/digital interface circuit

Publications (1)

Publication Number Publication Date
AU2001287726A1 true AU2001287726A1 (en) 2002-03-22

Family

ID=8173852

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001287726A Abandoned AU2001287726A1 (en) 2000-09-11 2001-09-10 Analogue/digital interface circuit

Country Status (6)

Country Link
US (1) US6993693B2 (en)
EP (1) EP1189069B1 (en)
AT (1) ATE359524T1 (en)
AU (1) AU2001287726A1 (en)
DE (1) DE60034337T2 (en)
WO (1) WO2002021148A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7975184B2 (en) * 2006-04-03 2011-07-05 Donald Goff Diagnostic access system
CN104345263B (en) * 2013-07-26 2017-11-03 北京兆易创新科技股份有限公司 A kind of signal management method and apparatus of digital-analog mix-mode chip

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4393461A (en) * 1980-10-06 1983-07-12 Honeywell Information Systems Inc. Communications subsystem having a self-latching data monitor and storage device
JPS5813046A (en) * 1981-07-17 1983-01-25 Victor Co Of Japan Ltd Data reading circuit
JPH0629621A (en) * 1992-07-09 1994-02-04 Mitsubishi Electric Corp Semiconductor laser device
US5406216A (en) * 1993-11-29 1995-04-11 Motorola, Inc. Technique and method for asynchronous scan design
JPH08189952A (en) * 1994-09-29 1996-07-23 Sony Trans Com Inc Method and equipment for testing boundary scanning test
US5847561A (en) * 1994-12-16 1998-12-08 Texas Instruments Incorporated Low overhead input and output boundary scan cells
US5574731A (en) * 1995-02-22 1996-11-12 National Semiconductor Corporation Set/reset scan flip-flops
JPH0997164A (en) * 1995-10-02 1997-04-08 Oki Electric Ind Co Ltd Asynchronous burst data reception circuit
KR0157903B1 (en) * 1995-10-13 1999-03-20 문정환 Test method and test circuit of the converting characteristics in a/d converter
WO1999056396A2 (en) * 1998-04-23 1999-11-04 Koninklijke Philips Electronics N.V. Testable ic having analog and digital circuits

Also Published As

Publication number Publication date
DE60034337T2 (en) 2007-12-20
US20040100301A1 (en) 2004-05-27
ATE359524T1 (en) 2007-05-15
DE60034337D1 (en) 2007-05-24
US6993693B2 (en) 2006-01-31
WO2002021148A1 (en) 2002-03-14
EP1189069A1 (en) 2002-03-20
EP1189069B1 (en) 2007-04-11

Similar Documents

Publication Publication Date Title
AU2003265818A1 (en) Synchronous mirror delay (smd) circuit and method including a ring oscillator for timing coarse and fine delay intervals
ATE482453T1 (en) SAMPLE AND HOLD CIRCUIT
JP2001094401A (en) Glitch reduction circuit
TW465188B (en) Clock gate buffer circuit
JPS6439185A (en) Enhancing circuit
EP1271284A3 (en) Timing signal generating system
GB2323187B (en) Data processing circuit using both edges of a clock signal
EP0628832A3 (en) Integrated circuit with register stages
AU2001287726A1 (en) Analogue/digital interface circuit
EP0953987A3 (en) Synchronous semiconductor storage device
TW362176B (en) High-speed clock-synchronous semiconductor integrated circuit and semiconductor integrated circuit system
EP1045515A3 (en) DC offset compensation circuit for a signal amplifier
TW200520384A (en) An output buffer circuit elminating high voltage insulated transistor and level shift circuit, and an interface circuit using the output buffer circuit
DE59907120D1 (en) INTEGRATED CIRCUIT WITH IMPROVED SYNCHRONITY TO THE EXTERNAL CLOCK SIGNAL AT THE DATA OUTPUT
WO2002097998A3 (en) Ultra high speed clocked analog latch
EP1026826A3 (en) Comparator circuits
TWI263864B (en) Positive photoresist composition
EP1708204A3 (en) Display
AU2003244420A1 (en) Input stage resistant against high voltage swings
SU1660193A1 (en) Block synchronizer
KR980004129A (en) Optical coupler data detection method
JP3063068B2 (en) Input receiving circuit
KR970024623A (en) Wideband Digital / Analog Converters for Low and High Frequency
KR970051236A (en) Cycle time measuring device of semiconductor memory device
JPH0494211A (en) Chattering elimination circuit