[go: up one dir, main page]

AU2001281054A1 - An interconnection network for a field programmable gate array - Google Patents

An interconnection network for a field programmable gate array

Info

Publication number
AU2001281054A1
AU2001281054A1 AU2001281054A AU8105401A AU2001281054A1 AU 2001281054 A1 AU2001281054 A1 AU 2001281054A1 AU 2001281054 A AU2001281054 A AU 2001281054A AU 8105401 A AU8105401 A AU 8105401A AU 2001281054 A1 AU2001281054 A1 AU 2001281054A1
Authority
AU
Australia
Prior art keywords
programmable gate
gate array
field programmable
interconnection network
interconnection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001281054A
Inventor
Dale Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Leopard Logic Inc
Original Assignee
Leopard Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Leopard Logic Inc filed Critical Leopard Logic Inc
Publication of AU2001281054A1 publication Critical patent/AU2001281054A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
AU2001281054A 2000-08-04 2001-08-03 An interconnection network for a field programmable gate array Abandoned AU2001281054A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US22304700P 2000-08-04 2000-08-04
US60/223,047 2000-08-04
PCT/US2001/024445 WO2002013389A2 (en) 2000-08-04 2001-08-03 An interconnection network for a field programmable gate array

Publications (1)

Publication Number Publication Date
AU2001281054A1 true AU2001281054A1 (en) 2002-02-18

Family

ID=22834789

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001281054A Abandoned AU2001281054A1 (en) 2000-08-04 2001-08-03 An interconnection network for a field programmable gate array

Country Status (4)

Country Link
US (2) US6693456B2 (en)
EP (1) EP1305881A2 (en)
AU (1) AU2001281054A1 (en)
WO (1) WO2002013389A2 (en)

Families Citing this family (139)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array
GB2370380B (en) 2000-12-19 2003-12-31 Picochip Designs Ltd Processor architecture
US20020150238A1 (en) * 2001-02-15 2002-10-17 Mark Peting Benes fabric for bit level permutations
US20030002474A1 (en) * 2001-03-21 2003-01-02 Thomas Alexander Multi-stream merge network for data width conversion and multiplexing
US6605962B2 (en) * 2001-05-06 2003-08-12 Altera Corporation PLD architecture for flexible placement of IP function blocks
US7076595B1 (en) * 2001-05-18 2006-07-11 Xilinx, Inc. Programmable logic device including programmable interface core and central processing unit
US6594810B1 (en) * 2001-10-04 2003-07-15 M2000 Reconfigurable integrated circuit with a scalable architecture
US6751783B1 (en) * 2001-10-30 2004-06-15 Lsi Logic Corporation System and method for optimizing an integrated circuit design
WO2003096537A1 (en) * 2002-05-13 2003-11-20 Fairchild Semiconductor Corporation Cross point switch with serializer and deserializer functions
US6759869B1 (en) * 2002-06-05 2004-07-06 Xilinx, Inc. Large crossbar switch implemented in FPGA
US7073145B2 (en) * 2003-01-07 2006-07-04 International Business Machines Corporation Programmable delay method for hierarchical signal balancing
US6986116B2 (en) * 2003-01-07 2006-01-10 International Business Machines Corporation Signal balancing between voltage domains
US7757197B1 (en) 2003-05-29 2010-07-13 Altera Corporation Method and apparatus for utilizing constraints for the routing of a design on a programmable logic device
US7823112B1 (en) 2003-05-30 2010-10-26 Golden Gate Technology, Inc. Method, software and system for ensuring timing between clocked components in a circuit
US7426602B2 (en) * 2004-01-08 2008-09-16 Topside Research, Llc Switch for bus optimization
US7759967B2 (en) * 2004-01-09 2010-07-20 Conexant Systems, Inc. General purpose pin mapping for a general purpose application specific integrated circuit (ASIC)
US7193440B1 (en) * 2004-02-14 2007-03-20 Herman Schmit Configurable circuits, IC's, and systems
US7109752B1 (en) 2004-02-14 2006-09-19 Herman Schmit Configurable circuits, IC's, and systems
US7126381B1 (en) 2004-02-14 2006-10-24 Herman Schmit VPA interconnect circuit
US7284222B1 (en) 2004-06-30 2007-10-16 Tabula, Inc. Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit
US7425841B2 (en) 2004-02-14 2008-09-16 Tabula Inc. Configurable circuits, IC's, and systems
US7167025B1 (en) 2004-02-14 2007-01-23 Herman Schmit Non-sequentially configurable IC
US6975139B2 (en) * 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic
US7257797B1 (en) * 2004-06-07 2007-08-14 Pulsic Limited Method of automatic shape-based routing of interconnects in spines for integrated circuit design
US7312630B2 (en) 2004-06-30 2007-12-25 Tabula, Inc. Configurable integrated circuit with built-in turns
US7282950B1 (en) 2004-11-08 2007-10-16 Tabula, Inc. Configurable IC's with logic resources with offset connections
US7408382B2 (en) 2004-06-30 2008-08-05 Tabula, Inc. Configurable circuits, IC's, and systems
US7145361B1 (en) * 2004-06-30 2006-12-05 Andre Rohe Configurable integrated circuit with different connection schemes
US7439766B2 (en) * 2004-06-30 2008-10-21 Tabula, Inc. Configurable logic circuits with commutative properties
US7449915B2 (en) * 2004-06-30 2008-11-11 Tabula Inc. VPA logic circuits
US7460529B2 (en) * 2004-07-29 2008-12-02 Advantage Logic, Inc. Interconnection fabric using switching networks in hierarchy
US7360193B1 (en) * 2004-09-21 2008-04-15 Golden Gate Technology, Inc. Method for circuit block placement and circuit block arrangement based on switching activity
US20070244958A1 (en) * 2004-11-08 2007-10-18 Jason Redgrave Configurable IC's with carry bypass circuitry
US7259587B1 (en) * 2004-11-08 2007-08-21 Tabula, Inc. Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs
US7573296B2 (en) * 2004-11-08 2009-08-11 Tabula Inc. Configurable IC with configurable routing resources that have asymmetric input and/or outputs
US7268586B1 (en) 2004-11-08 2007-09-11 Tabula, Inc. Method and apparatus for accessing stored data in a reconfigurable IC
US7224181B1 (en) * 2004-11-08 2007-05-29 Herman Schmit Clock distribution in a configurable IC
US7342415B2 (en) 2004-11-08 2008-03-11 Tabula, Inc. Configurable IC with interconnect circuits that also perform storage operations
US7295037B2 (en) 2004-11-08 2007-11-13 Tabula, Inc. Configurable IC with routing circuits with offset connections
US7917559B2 (en) * 2004-11-08 2011-03-29 Tabula, Inc. Configurable IC's with configurable logic circuits that perform adder and/or subtractor operations
US7743085B2 (en) * 2004-11-08 2010-06-22 Tabula, Inc. Configurable IC with large carry chains
US7301368B2 (en) * 2005-03-15 2007-11-27 Tabula, Inc. Embedding memory within tile arrangement of a configurable IC
US7242216B1 (en) 2004-11-08 2007-07-10 Herman Schmit Embedding memory between tile arrangement of a configurable IC
US7276933B1 (en) 2004-11-08 2007-10-02 Tabula, Inc. Reconfigurable IC that has sections running at different looperness
US7317331B2 (en) * 2004-11-08 2008-01-08 Tabula, Inc. Reconfigurable IC that has sections running at different reconfiguration rates
US7330050B2 (en) 2004-11-08 2008-02-12 Tabula, Inc. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
US7496879B2 (en) * 2004-12-01 2009-02-24 Tabula, Inc. Concurrent optimization of physical design and operational cycle assignment
US7236009B1 (en) 2004-12-01 2007-06-26 Andre Rohe Operational time extension
US7428721B2 (en) * 2004-12-01 2008-09-23 Tabula, Inc. Operational cycle assignment in a configurable IC
US7102387B1 (en) * 2004-12-08 2006-09-05 The United States Of America As Represented By The Secretary Of The Air Force Periodic computation structure based on 1-input lookup tables
US7310003B2 (en) * 2005-03-15 2007-12-18 Tabula, Inc. Configurable IC with interconnect circuits that have select lines driven by user signals
US20070244959A1 (en) * 2005-03-15 2007-10-18 Steven Teig Configurable IC's with dual carry chains
US7224182B1 (en) * 2005-03-15 2007-05-29 Brad Hutchings Hybrid configurable circuit for a configurable IC
US7825684B2 (en) 2005-03-15 2010-11-02 Tabula, Inc. Variable width management for a memory of a configurable IC
US7298169B2 (en) * 2005-03-15 2007-11-20 Tabula, Inc Hybrid logic/interconnect circuit in a configurable IC
US7230869B1 (en) 2005-03-15 2007-06-12 Jason Redgrave Method and apparatus for accessing contents of memory cells
US7530033B2 (en) * 2005-03-15 2009-05-05 Tabula, Inc. Method and apparatus for decomposing functions in a configurable IC
US7478261B2 (en) * 2005-09-13 2009-01-13 M2000 Reconfigurable circuit with redundant reconfigurable cluster(s)
US8010826B2 (en) * 2005-09-13 2011-08-30 Meta Systems Reconfigurable circuit with redundant reconfigurable cluster(s)
US7765249B1 (en) 2005-11-07 2010-07-27 Tabula, Inc. Use of hybrid interconnect/logic circuits for multiplication
US8463836B1 (en) 2005-11-07 2013-06-11 Tabula, Inc. Performing mathematical and logical operations in multiple sub-cycles
US7372297B1 (en) 2005-11-07 2008-05-13 Tabula Inc. Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources
US7818361B1 (en) 2005-11-07 2010-10-19 Tabula, Inc. Method and apparatus for performing two's complement multiplication
US7275196B2 (en) * 2005-11-23 2007-09-25 M2000 S.A. Runtime reconfiguration of reconfigurable circuits
US7461362B1 (en) 2005-12-01 2008-12-02 Tabula, Inc. Replacing circuit design elements with their equivalents
US7679401B1 (en) 2005-12-01 2010-03-16 Tabula, Inc. User registers implemented with routing circuits in a configurable IC
US7489162B1 (en) 2005-12-01 2009-02-10 Tabula, Inc. Users registers in a reconfigurable IC
US20070139074A1 (en) * 2005-12-19 2007-06-21 M2000 Configurable circuits with microcontrollers
US7768301B2 (en) * 2006-01-17 2010-08-03 Abound Logic, S.A.S. Reconfigurable integrated circuits with scalable architecture including a plurality of special function elements
US7423453B1 (en) 2006-01-20 2008-09-09 Advantage Logic, Inc. Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
US7568064B2 (en) * 2006-02-21 2009-07-28 M2000 Packet-oriented communication in reconfigurable circuit(s)
US7609085B1 (en) 2006-03-08 2009-10-27 Tabula, Inc. Configurable integrated circuit with a 4-to-1 multiplexer
US7797497B1 (en) 2006-03-08 2010-09-14 Tabula, Inc. System and method for providing more logical memory ports than physical memory ports
US7518400B1 (en) 2006-03-08 2009-04-14 Tabula, Inc. Barrel shifter implemented on a configurable integrated circuit
US7504858B1 (en) 2006-03-08 2009-03-17 Tabula, Inc. Configurable integrated circuit with parallel non-neighboring offset connections
US7694083B1 (en) 2006-03-08 2010-04-06 Tabula, Inc. System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture
US7529992B1 (en) 2006-03-27 2009-05-05 Tabula, Inc. Configurable integrated circuit with error correcting circuitry
US7669097B1 (en) 2006-03-27 2010-02-23 Tabula, Inc. Configurable IC with error detection and correction circuitry
CN101517546B (en) * 2006-08-31 2011-12-07 雅格罗技（北京）科技有限公司 A Programmable Interconnect Network for Logic Arrays
US7930666B1 (en) 2006-12-12 2011-04-19 Tabula, Inc. System and method of providing a memory hierarchy
US7587697B1 (en) 2006-12-12 2009-09-08 Tabula, Inc. System and method of mapping memory blocks in a configurable integrated circuit
US8124429B2 (en) 2006-12-15 2012-02-28 Richard Norman Reprogrammable circuit board with alignment-insensitive support for multiple component contact types
US7521961B1 (en) * 2007-01-23 2009-04-21 Xilinx, Inc. Method and system for partially reconfigurable switch
EP2597777A3 (en) 2007-03-20 2014-08-20 Tabula, Inc. Configurable IC having a routing fabric with storage elements
US7535252B1 (en) 2007-03-22 2009-05-19 Tabula, Inc. Configurable ICs that conditionally transition through configuration data sets
US8269523B2 (en) * 2007-05-25 2012-09-18 Konda Technologies Inc. VLSI layouts of fully connected generalized networks
CN101743692B (en) * 2007-06-20 2016-08-03 雅格罗技公司 A Programmable Interconnect Network for Logic Arrays
US8248101B2 (en) 2007-09-06 2012-08-21 Tabula, Inc. Reading configuration data from internal storage node of configuration storage circuit
US7970979B1 (en) * 2007-09-19 2011-06-28 Agate Logic, Inc. System and method of configurable bus-based dedicated connection circuits
GB2454865B (en) 2007-11-05 2012-06-13 Picochip Designs Ltd Power control
US8863067B1 (en) 2008-02-06 2014-10-14 Tabula, Inc. Sequential delay analysis by placement engines
GB2457310B (en) * 2008-02-11 2012-03-21 Picochip Designs Ltd Signal routing in processor arrays
US7786757B2 (en) * 2008-03-21 2010-08-31 Agate Logic, Inc. Integrated circuits with hybrid planer hierarchical architecture and methods for interconnecting their resources
CN101404491B (en) * 2008-05-23 2012-03-28 雅格罗技（北京）科技有限公司 Integrated circuit with crossing linked programmable interconnection network
US8166435B2 (en) 2008-06-26 2012-04-24 Tabula, Inc. Timing operations in an IC with configurable circuits
US8674721B2 (en) 2008-09-17 2014-03-18 Tabula, Inc. Controllable storage elements for an IC
US7714611B1 (en) 2008-12-03 2010-05-11 Advantage Logic, Inc. Permutable switching network with enhanced multicasting signals routing for interconnection fabric
US7705629B1 (en) * 2008-12-03 2010-04-27 Advantage Logic, Inc. Permutable switching network with enhanced interconnectivity for multicasting signals
GB2470037B (en) 2009-05-07 2013-07-10 Picochip Designs Ltd Methods and devices for reducing interference in an uplink
GB2470771B (en) 2009-06-05 2012-07-18 Picochip Designs Ltd A method and device in a communication network
GB2470891B (en) 2009-06-05 2013-11-27 Picochip Designs Ltd A method and device in a communication network
US7999570B2 (en) 2009-06-24 2011-08-16 Advantage Logic, Inc. Enhanced permutable switching network with multicasting signals for interconnection fabric
US8341580B2 (en) * 2009-09-28 2012-12-25 Advantage Logic, Inc. Modular routing fabric using switching networks
GB2474071B (en) 2009-10-05 2013-08-07 Picochip Designs Ltd Femtocell base station
US9529958B2 (en) 2014-10-24 2016-12-27 Konda Technologies Inc. VLSI layouts of fully connected generalized and pyramid networks with locality exploitation
US11451490B1 (en) 2009-10-16 2022-09-20 Konda Technologies Inc. VLSI layouts of fully connected generalized and pyramid networks with locality exploitation
US8898611B2 (en) * 2009-10-16 2014-11-25 Konda Technologies Inc. VLSI layouts of fully connected generalized and pyramid networks with locality exploitation
US8120382B2 (en) * 2010-03-05 2012-02-21 Xilinx, Inc. Programmable integrated circuit with mirrored interconnect structure
US7982497B1 (en) 2010-06-21 2011-07-19 Xilinx, Inc. Multiplexer-based interconnection network
US8098081B1 (en) 2010-06-21 2012-01-17 Xilinx, Inc. Optimization of interconnection networks
US8665727B1 (en) 2010-06-21 2014-03-04 Xilinx, Inc. Placement and routing for a multiplexer-based interconnection network
GB2482869B (en) 2010-08-16 2013-11-06 Picochip Designs Ltd Femtocell access control
GB2489716B (en) 2011-04-05 2015-06-24 Intel Corp Multimode base system
GB2489919B (en) 2011-04-05 2018-02-14 Intel Corp Filter
US9008510B1 (en) * 2011-05-12 2015-04-14 Google Inc. Implementation of a large-scale multi-stage non-blocking optical circuit switch
GB2491098B (en) 2011-05-16 2015-05-20 Intel Corp Accessing a base station
US8941409B2 (en) 2011-07-01 2015-01-27 Tabula, Inc. Configurable storage elements
US9148151B2 (en) 2011-07-13 2015-09-29 Altera Corporation Configurable storage elements
WO2013036544A1 (en) 2011-09-07 2013-03-14 Venkat Konda Optimization of multi-stage hierarchical networks for practical routing applications
US11405331B1 (en) * 2011-09-07 2022-08-02 Konda Technologies Inc. Optimization of multi-stage hierarchical networks for practical routing applications
US10536399B2 (en) 2013-07-15 2020-01-14 Konda Technologies Inc. Automatic multi-stage fabric generation for FPGAs
US9509634B2 (en) 2013-07-15 2016-11-29 Konda Technologies Inc. Fast scheduling and optmization of multi-stage hierarchical networks
US11405332B1 (en) 2011-09-07 2022-08-02 Konda Technologies Inc. Fast scheduling and optimization of multi-stage hierarchical networks
US11509605B1 (en) 2011-09-07 2022-11-22 Konda Technologies Inc. Automatic multi-stage fabric generation for FPGAs
US8976647B2 (en) * 2011-11-08 2015-03-10 Futurewei Technologies, Inc. Hardware-based dynamic load balancing that avoids flow packet reordering statistically
KR20130066267A (en) * 2011-12-12 2013-06-20 한국전자통신연구원 Switch block in fpga
CN103391093B (en) * 2012-05-09 2018-10-19 恩智浦美国有限公司 Reconfigurable integrated circuit
US8719752B1 (en) * 2013-01-22 2014-05-06 Lsi Corporation Hierarchical crosstalk noise analysis model generation
KR20150132246A (en) * 2013-03-15 2015-11-25 더 리젠츠 오브 더 유니버시티 오브 캘리포니아 Network architectures for boundary-less hierarchical interconnects
GB2555363B (en) * 2013-10-31 2018-07-18 Silicon Tailor Ltd Multistage switch
GB2519813B (en) 2013-10-31 2016-03-30 Silicon Tailor Ltd Pipelined configurable processor
US9287868B1 (en) * 2014-08-27 2016-03-15 Quicklogic Corporation Logic cell for programmable logic device
CN107005241B (en) 2015-02-22 2021-04-13 弗莱克斯-罗技克斯技术公司 Mixed-radix and/or mixed-mode switch matrix architectures and integrated circuits, and methods of operating the same
JP2018042197A (en) * 2016-09-09 2018-03-15 株式会社東芝 Semiconductor device
US10068047B1 (en) * 2016-10-14 2018-09-04 Altera Corporation Systems and methods for designing an integrated circuit
CN112701098A (en) * 2019-10-23 2021-04-23 瑞昱半导体股份有限公司 Integrated circuit and dynamic pin control method
US11860814B1 (en) 2020-11-01 2024-01-02 Konda Technologies Inc. Scalable distributed computing system with deterministic communication
CN114741353A (en) * 2022-03-28 2022-07-12 北京清微智能信息技术有限公司 Coarse-grained reconfigurable array based on fully-interconnected network and processor
CN115379318B (en) * 2022-08-03 2024-04-05 无锡芯光互连技术研究院有限公司 BENES network route speculative solving method and device

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0398353A (en) 1989-09-11 1991-04-23 Nippon Telegr & Teleph Corp <Ntt> Self-routing switch
WO1991005375A1 (en) * 1989-09-29 1991-04-18 Syracuse University Method and apparaus for simulating an interconnection network
US5349248A (en) * 1992-09-03 1994-09-20 Xilinx, Inc. Adaptive programming method for antifuse technology
GB2280293B (en) 1993-07-19 1997-12-10 Hewlett Packard Co Architecture for programmable logic
US5530813A (en) 1994-08-04 1996-06-25 Pattern Processing Technology Field-programmable electronic crossbar system and method for using same
US5987028A (en) * 1997-05-12 1999-11-16 Industrial Technology Research Insitute Multiple channel ATM switch
US6289494B1 (en) 1997-11-12 2001-09-11 Quickturn Design Systems, Inc. Optimized emulation and prototyping architecture
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array

Also Published As

Publication number Publication date
US20040150422A1 (en) 2004-08-05
US6940308B2 (en) 2005-09-06
US6693456B2 (en) 2004-02-17
WO2002013389A2 (en) 2002-02-14
WO2002013389A3 (en) 2002-08-01
US20020113619A1 (en) 2002-08-22
EP1305881A2 (en) 2003-05-02

Similar Documents

Publication Publication Date Title
AU2001281054A1 (en) An interconnection network for a field programmable gate array
AU2002211404A1 (en) Programmable network device
AU2003230936A1 (en) Configuring a network gateway
AU2002365455A1 (en) A digital anti-forging method
AU2001272007A1 (en) Encapsulants for solid state devices
AU2001261537A1 (en) Improved calibration technique for memory devices
AU2001247933A1 (en) Automated complaint management system
AU2001267459A1 (en) Programmable communicator
AU2002213697A1 (en) Programmable neurostimulator
AU4693300A (en) Integrating into an application objects that are provided over a network
AU2001250392A1 (en) Method for reprogramming a field device
AU2001231874A1 (en) Device for assembling separable toothbrush elements
AUPR690901A0 (en) A jointing device
AU2001238388A1 (en) Calibration system for a communications system
AU6791200A (en) Field programmable telephony interface module
AU6338600A (en) A multilevel logic field programmable device
AUPR706401A0 (en) A wrapping device
AU2002211144A1 (en) A multi device router
AU2001280390A1 (en) A method for third party application development
AU2002244041A1 (en) Simple fault tolerance for memory
AU2002355056A1 (en) Network device
AU2001285423A1 (en) Colorimeter having field programmable gate array
AU2001295982A1 (en) Polybeta2 knockout animals
AUPQ680300A0 (en) A method
AU2002241709A1 (en) Architecture for field programmable gate array