[go: up one dir, main page]

AU2001259201A1 - High-speed serial data transceiver systems and related methods - Google Patents

High-speed serial data transceiver systems and related methods

Info

Publication number
AU2001259201A1
AU2001259201A1 AU2001259201A AU5920101A AU2001259201A1 AU 2001259201 A1 AU2001259201 A1 AU 2001259201A1 AU 2001259201 A AU2001259201 A AU 2001259201A AU 5920101 A AU5920101 A AU 5920101A AU 2001259201 A1 AU2001259201 A1 AU 2001259201A1
Authority
AU
Australia
Prior art keywords
serial data
related methods
phase
speed serial
data transceiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001259201A
Inventor
Howard A. Baumer
Aaron Buchwald
Xicheng Jiang
Michael Le
Avanindra Madisetti
Jurgen Van Engelen
Myles Wakayama
Hui Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Broadcom Corp
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22743312&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=AU2001259201(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Broadcom Corp filed Critical Broadcom Corp
Publication of AU2001259201A1 publication Critical patent/AU2001259201A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03878—Line equalisers; line build-out devices
    • H04L25/03885—Line equalisers; line build-out devices adaptive
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0274—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit with Costas loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H04L2025/03477—Tapped delay lines not time-recursive
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03592—Adaptation methods
    • H04L2025/03598—Algorithms
    • H04L2025/03611—Iterative algorithms
    • H04L2025/03617—Time recursive algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0025—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of clock signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Communication Control (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Information Transfer Systems (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Complex Calculations (AREA)

Abstract

The invention refers to a phase interpolation system, comprising: a stage controller adapted to produce a plurality of stage control signals in response to a phase control input; a plurality of reference stages, each adapted to convert one of a plurality of reference signals into a corresponding component signal in response to a respective one of the stage control signals, wherein each of the reference signals has a distinct phase; and a combining node adapted to combine the component signals into an output signal having an interpolated phase.
AU2001259201A 2000-04-28 2001-04-30 High-speed serial data transceiver systems and related methods Abandoned AU2001259201A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US20081300P 2000-04-28 2000-04-28
US60200813 2000-04-28
PCT/US2001/013637 WO2001084702A2 (en) 2000-04-28 2001-04-30 High-speed serial data transceiver systems and related methods

Publications (1)

Publication Number Publication Date
AU2001259201A1 true AU2001259201A1 (en) 2001-11-12

Family

ID=22743312

Family Applications (2)

Application Number Title Priority Date Filing Date
AU2001259201A Abandoned AU2001259201A1 (en) 2000-04-28 2001-04-30 High-speed serial data transceiver systems and related methods
AU2001257348A Abandoned AU2001257348A1 (en) 2000-04-28 2001-04-30 Methods and systems for adaptive receiver equalization

Family Applications After (1)

Application Number Title Priority Date Filing Date
AU2001257348A Abandoned AU2001257348A1 (en) 2000-04-28 2001-04-30 Methods and systems for adaptive receiver equalization

Country Status (6)

Country Link
US (12) US7058150B2 (en)
EP (3) EP1277316A2 (en)
AT (1) ATE435536T1 (en)
AU (2) AU2001259201A1 (en)
DE (1) DE60139121D1 (en)
WO (2) WO2001084702A2 (en)

Families Citing this family (272)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978379A (en) 1997-01-23 1999-11-02 Gadzoox Networks, Inc. Fiber channel learning bridge, learning half bridge, and protocol
US7430171B2 (en) 1998-11-19 2008-09-30 Broadcom Corporation Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost
AU2001259201A1 (en) * 2000-04-28 2001-11-12 Broadcom Corporation High-speed serial data transceiver systems and related methods
US6601007B1 (en) * 2000-06-30 2003-07-29 Lucent Technologies Inc. Method and system to increase the performance of high-speed backplanes
US7564866B2 (en) * 2000-07-21 2009-07-21 Broadcom Corporation Methods and systems for digitally processing optical data signals
US7245638B2 (en) 2000-07-21 2007-07-17 Broadcom Corporation Methods and systems for DSP-based receivers
US6990163B2 (en) * 2000-11-21 2006-01-24 Lsi Logic Corporation Apparatus and method for acquiring phase lock timing recovery in a partial response maximum likelihood (PRML) channel
US7490275B2 (en) 2001-02-02 2009-02-10 Rambus Inc. Method and apparatus for evaluating and optimizing a signaling system
JP3597142B2 (en) * 2001-04-20 2004-12-02 日本電気株式会社 Center phase determination circuit and center phase determination method
JP4542286B2 (en) * 2001-06-06 2010-09-08 富士通株式会社 Parallel signal automatic phase adjustment circuit
US7257183B2 (en) * 2001-07-10 2007-08-14 Rambus Inc. Digital clock recovery circuit
US7345988B2 (en) * 2001-08-17 2008-03-18 Synopsys, Inc. System and method for providing crosstalk management for high-speed signaling links
US6931089B2 (en) * 2001-08-21 2005-08-16 Intersil Corporation Phase-locked loop with analog phase rotator
US7158567B2 (en) 2001-09-11 2007-01-02 Vitesse Semiconductor Corporation Method and apparatus for improved high-speed FEC adaptive equalization
US7301997B1 (en) * 2001-09-11 2007-11-27 Vitesse Semiconductor Corporation Method and apparatus for improved high-speed adaptive equalization
US6999678B2 (en) * 2001-11-01 2006-02-14 Pts Corporation Adaptive method for chirping an optical data signal
US20030107986A1 (en) * 2001-12-11 2003-06-12 Sarnoff Corporation Method and apparatus for demodulating orthogonal frequency division multiplexed signals
US7203259B2 (en) * 2002-01-02 2007-04-10 Intel Corporation Phase interpolator
US7197101B2 (en) * 2002-01-02 2007-03-27 Intel Corporation Phase interpolator based clock recovering
US20030130751A1 (en) * 2002-01-09 2003-07-10 Freesystems Pte.,Ltd. New filter bank for graphics equalizer implementation
DE10203596C1 (en) * 2002-01-30 2003-08-14 Infineon Technologies Ag Procedure for sampling phase control
JP4107847B2 (en) * 2002-02-01 2008-06-25 富士通株式会社 Timing signal generating circuit and receiving circuit
EP1335520B1 (en) * 2002-02-11 2018-05-30 Semiconductor Components Industries, LLC Multiplex bus system with duty cycle correction
US7162002B2 (en) 2002-03-01 2007-01-09 Broadcom Corporation Phase-interpolator based PLL frequency synthesizer
US6922109B2 (en) 2002-04-01 2005-07-26 Broadcom Corporation Multiple synthesized clocks with fractional PPM control from a single clock source
US7379520B2 (en) 2002-04-01 2008-05-27 Broadcom Corporation Low jitter phase rotator
US7421053B1 (en) * 2002-04-26 2008-09-02 Yt Networks Capital, Llc Fast clock acquisition enable method using phase stir injection to PLL for burst mode optical receivers
US7561855B2 (en) 2002-06-25 2009-07-14 Finisar Corporation Transceiver module and integrated circuit with clock and data recovery clock diplexing
US7437079B1 (en) 2002-06-25 2008-10-14 Finisar Corporation Automatic selection of data rate for optoelectronic devices
US7486894B2 (en) * 2002-06-25 2009-02-03 Finisar Corporation Transceiver module and integrated circuit with dual eye openers
US7664401B2 (en) * 2002-06-25 2010-02-16 Finisar Corporation Apparatus, system and methods for modifying operating characteristics of optoelectronic devices
US7809275B2 (en) 2002-06-25 2010-10-05 Finisar Corporation XFP transceiver with 8.5G CDR bypass
US7151813B2 (en) * 2002-07-17 2006-12-19 Intel Corporation Techniques to reduce transmitted jitter
KR100493026B1 (en) * 2002-09-09 2005-06-07 삼성전자주식회사 Robust symbol timing recovery circuit for telephone line modems
US7477847B2 (en) * 2002-09-13 2009-01-13 Finisar Corporation Optical and electrical channel feedback in optical transceiver module
US20040088594A1 (en) * 2002-10-31 2004-05-06 Canagasaby Karthisha S. Receiver tracking mechanism for an I/O circuit
US20040096004A1 (en) * 2002-11-15 2004-05-20 Stmicroelectronics, Inc. Asymmetrical ethernet transceiver for long reach communications
US7016715B2 (en) * 2003-01-13 2006-03-21 Nellcorpuritan Bennett Incorporated Selection of preset filter parameters based on signal quality
US7869553B1 (en) 2003-01-21 2011-01-11 Altera Corporation Digital phase locked loop circuitry and methods
DE10303917B3 (en) * 2003-01-31 2004-10-07 Infineon Technologies Ag Arrangement and method for synchronizing a signal processing device with a received signal
US7149269B2 (en) * 2003-02-27 2006-12-12 International Business Machines Corporation Receiver for clock and data recovery and method for calibrating sampling phases in a receiver for clock and data recovery
US7397848B2 (en) 2003-04-09 2008-07-08 Rambus Inc. Partial response receiver
WO2004098120A1 (en) * 2003-05-01 2004-11-11 Mitsubishi Denki Kabushiki Kaisha Clock data recovery circuit
JP2006525529A (en) 2003-05-06 2006-11-09 エスアールアイ インターナショナル System and method for recording piston rod position information in a magnetic layer on a piston rod
US7181180B1 (en) 2003-05-15 2007-02-20 Marvell International Ltd. Sigma delta modulated phase lock loop with phase interpolation
US7408981B2 (en) * 2003-05-20 2008-08-05 Rambus Inc. Methods and circuits for performing margining tests in the presence of a decision feedback equalizer
US7336749B2 (en) * 2004-05-18 2008-02-26 Rambus Inc. Statistical margin test methods and circuits
US7590175B2 (en) 2003-05-20 2009-09-15 Rambus Inc. DFE margin test methods and circuits that decouple sample and feedback timing
US7627029B2 (en) 2003-05-20 2009-12-01 Rambus Inc. Margin test methods and circuits
US7636411B2 (en) * 2003-06-30 2009-12-22 Intel Corporation I/O link with configurable forwarded and derived clocks
US7343443B1 (en) * 2003-07-08 2008-03-11 Hewlett-Packard Development Company, L.P. Updated package generation based on analysis of bank dependency
US7092408B1 (en) * 2003-08-12 2006-08-15 Wideband Semiconductors, Inc. Plesiochronous synchronization of remote subscriber's clock to hub's clock
US7151398B2 (en) * 2003-08-26 2006-12-19 Integrated Device Technology, Inc. Clock signal generators having programmable full-period clock skew control
US6977539B1 (en) 2003-08-26 2005-12-20 Integrated Device Technology, Inc. Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews
US7196562B1 (en) 2003-08-26 2007-03-27 Integrated Device Technology, Inc. Programmable clock drivers that support CRC error checking of configuration data during program restore operations
US7406118B2 (en) * 2003-09-11 2008-07-29 Xilinx, Inc. Programmable logic device including programmable multi-gigabit transceivers
US7668271B2 (en) * 2003-09-30 2010-02-23 Rambus Inc. Clock-data recovery (“CDR”) circuit, apparatus and method for variable frequency data
US7475270B1 (en) * 2003-11-03 2009-01-06 Hewlett-Packard Development Company, L.P. System and method for waveform sampling
US20050191059A1 (en) * 2004-01-12 2005-09-01 Clariphy Use of low-speed components in high-speed optical fiber transceivers
US7904895B1 (en) 2004-04-21 2011-03-08 Hewlett-Packard Develpment Company, L.P. Firmware update in electronic devices employing update agent in a flash memory card
US7639736B2 (en) 2004-05-21 2009-12-29 Rambus Inc. Adaptive receive-side equalization
US8050373B2 (en) * 2004-06-28 2011-11-01 Broadcom Corporation Phase interpolator based transmission clock control
US8526940B1 (en) 2004-08-17 2013-09-03 Palm, Inc. Centralized rules repository for smart phone customer care
KR100823129B1 (en) * 2004-08-18 2008-04-21 삼성전자주식회사 Tracking device and method of mobile communication system
SG120185A1 (en) 2004-08-30 2006-03-28 Micron Technology Inc Delay lock loop phase glitch error filter
US7088191B2 (en) * 2004-09-29 2006-08-08 Intel Corporation Delay interpolation in a ring oscillator delay stage
US7161443B2 (en) * 2004-09-30 2007-01-09 Broadcom Corporation Temperature compensated crystal oscillator
US7571360B1 (en) * 2004-10-26 2009-08-04 National Semiconductor Corporation System and method for providing a clock and data recovery circuit with a fast bit error rate self test capability
US7817767B2 (en) * 2004-12-23 2010-10-19 Rambus Inc. Processor-controlled clock-data recovery
US20060140320A1 (en) * 2004-12-23 2006-06-29 Jensen Richard S Mechanism to adjust a clock signal based on embedded clock information
US7613237B1 (en) * 2005-01-13 2009-11-03 Advanced Micro Devices, Inc. Built-in test feature to facilitate system level stress testing of a high-speed serial link that uses a forwarding clock
US9137063B2 (en) 2005-01-20 2015-09-15 Rambus Inc. High-speed signaling systems with adaptable pre-emphasis and equalization
US7680226B2 (en) * 2005-03-24 2010-03-16 Dell Products L.P. Minimizing dynamic crosstalk-induced jitter timing skew
US7259553B2 (en) 2005-04-13 2007-08-21 Sri International System and method of magnetically sensing position of a moving component
US20060245485A1 (en) * 2005-04-28 2006-11-02 Intel Corporation Continuous-time equalizer
US7792232B2 (en) * 2005-06-30 2010-09-07 Intel Corporation Method and system for link jitter compensation including a fast data recovery circuit
US7196564B2 (en) * 2005-07-22 2007-03-27 Texas Instruments Incorporated High frequency balanced phase interpolator
KR100633774B1 (en) * 2005-08-24 2006-10-16 삼성전자주식회사 Clock recovery circuit with wide phase margin
US7816975B2 (en) * 2005-09-20 2010-10-19 Hewlett-Packard Development Company, L.P. Circuit and method for bias voltage generation
US7379382B2 (en) * 2005-10-28 2008-05-27 Micron Technology, Inc. System and method for controlling timing of output signals
US7593496B2 (en) * 2005-12-27 2009-09-22 Intel Corporation Phase interpolator
US7327174B2 (en) * 2006-03-14 2008-02-05 Intel Corporation Fast locking mechanism for delay lock loops and phase lock loops
WO2007114944A2 (en) * 2006-04-04 2007-10-11 Rambus, Inc. Phase control block for managing multiple clock domains in systems with frequency offsets
US7639737B2 (en) 2006-04-27 2009-12-29 Rambus Inc. Adaptive equalization using correlation of edge samples with data patterns
WO2007146710A2 (en) 2006-06-08 2007-12-21 Hewlett-Packard Development Company, L.P. Device management in a network
US7831004B2 (en) * 2006-06-13 2010-11-09 Panasonic Corporation Synchronous detecting circuit
JP2008011189A (en) * 2006-06-29 2008-01-17 Nec Electronics Corp Time interleave a/d conversion apparatus
EP2047420A4 (en) 2006-07-27 2009-11-18 Hewlett Packard Development Co User experience and dependency management in a mobile device
KR101301698B1 (en) * 2006-08-24 2013-08-30 고려대학교 산학협력단 Linear phase detector and clock ＆ data recovery circuit including thereof
US20080069278A1 (en) * 2006-09-19 2008-03-20 Baumgartner Steven J Asynchronous Phase Rotator Control
US7904741B2 (en) * 2006-09-19 2011-03-08 International Business Machines Corporation Dynamic clock phase alignment between independent clock domains
US7716514B2 (en) * 2006-09-19 2010-05-11 International Business Machines Corporation Dynamic clock phase alignment between independent clock domains
US20080075221A1 (en) * 2006-09-21 2008-03-27 Jia-Long Lai Apparatus and related method for detecting phase of input data
US7782990B1 (en) * 2006-09-27 2010-08-24 Xilinx, Inc. Method of and circuit for oversampling a signal in an integrated circuit
US8068890B2 (en) * 2006-09-29 2011-11-29 Nellcor Puritan Bennett Llc Pulse oximetry sensor switchover
KR20090082208A (en) 2006-10-06 2009-07-29 램버스 인코포레이티드 Clock and data recovery using fractional estimates of frequency derivatives
US8031763B2 (en) * 2006-12-28 2011-10-04 Intel Corporation Automatic tuning circuit for a continuous-time equalizer
CN101595699A (en) 2007-01-08 2009-12-02 拉姆伯斯公司 Adaptive continuous-time equalizer for calibrating first post-body ISI
WO2008085299A1 (en) 2007-01-09 2008-07-17 Rambus Inc. Receiver with clock recovery circuit and adaptive sample and equalizer timing
US7925156B2 (en) * 2007-01-16 2011-04-12 Broadlight, Ltd. Apparatus and method for measuring the quality of burst signals and performing optical line diagnostics
US7831416B2 (en) * 2007-07-17 2010-11-09 Caterpillar Inc Probabilistic modeling system for product design
JP2009088793A (en) * 2007-09-28 2009-04-23 Fujitsu Ltd Synchronization system, synchronization signal transmission device, clock supply device, and synchronization method
US7864912B1 (en) * 2007-10-19 2011-01-04 Marvell International Ltd. Circuits, architectures, a system and methods for improved clock data recovery
US8793525B2 (en) 2007-10-22 2014-07-29 Rambus Inc. Low-power source-synchronous signaling
US7495607B1 (en) * 2007-11-28 2009-02-24 Topcon Gps, Llc Method and apparatus for adaptive processing of signals received from satellite navigation systems
EP2241050B1 (en) 2008-02-01 2018-08-08 Rambus Inc. Receiver with enhanced clock and data recovery
TWI379201B (en) * 2008-05-27 2012-12-11 Novatek Microelectronics Corp Data description method and related packet and testing system for a serial transmission interface
US7885030B2 (en) * 2008-07-07 2011-02-08 International Business Machines Corporation Methods and systems for delay compensation in global PLL-based timing recovery loops
EP2304994B1 (en) * 2008-07-23 2016-01-13 Nokia Technologies Oy Bearing determination using signals transformed into frequency domain
US8261160B1 (en) * 2008-07-30 2012-09-04 Lattice Semiconductor Corporation Synchronization of serial data signals
JP5542413B2 (en) * 2008-11-12 2014-07-09 東京応化工業株式会社 Resist composition and resist pattern forming method
KR100992000B1 (en) * 2008-12-11 2010-11-04 주식회사 하이닉스반도체 Multiphase Clock Generation Circuit and Control Method Thereof
US7809518B2 (en) * 2008-12-17 2010-10-05 Agilent Technologies, Inc. Method of calibrating an instrument, a self-calibrating instrument and a system including the instrument
KR100973013B1 (en) * 2008-12-22 2010-07-30 삼성전기주식회사 Sampling Frequency Offset Estimation System
US8149907B2 (en) * 2009-01-07 2012-04-03 Mediatek Inc. Adaptive equalization apparatus with equalization parameter setting adaptively adjusted according to edges of equalizer output monitored in real-time manner and related method thereof
US8063683B2 (en) 2009-06-08 2011-11-22 Integrated Device Technology, Inc. Low power clock and data recovery phase interpolator
EP2449678A4 (en) 2009-06-30 2015-07-22 Rambus Inc Techniques for adjusting clock signals to compensate for noise
US8289061B2 (en) * 2009-09-29 2012-10-16 Integrated Device Technology, Inc. Technique to reduce clock recovery amplitude modulation in high-speed serial transceiver
US8503515B2 (en) * 2010-01-14 2013-08-06 Integrated Device Technology Inc. High speed switch with data converter physical ports and processing unit
US8503514B2 (en) * 2010-01-14 2013-08-06 Integrated Device Technology Inc. High speed switch with data converter physical ports
EP2534448A4 (en) * 2010-02-11 2014-09-10 Kurt D Fulkerson DISPLACEMENT MEASURING SYSTEM AND METHOD USING MAGNETIC ENCODAGES
US9288089B2 (en) 2010-04-30 2016-03-15 Ecole Polytechnique Federale De Lausanne (Epfl) Orthogonal differential vector signaling
US9923711B2 (en) 2010-04-30 2018-03-20 Rambus Inc. Low power edge and data sampling
US8593305B1 (en) 2011-07-05 2013-11-26 Kandou Labs, S.A. Efficient processing and detection of balanced codes
US9564994B2 (en) 2010-05-20 2017-02-07 Kandou Labs, S.A. Fault tolerant chip-to-chip communication with advanced voltage
US9450744B2 (en) 2010-05-20 2016-09-20 Kandou Lab, S.A. Control loop management and vector signaling code communications links
US9401828B2 (en) 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
US9106238B1 (en) 2010-12-30 2015-08-11 Kandou Labs, S.A. Sorting decoder
US9246713B2 (en) 2010-05-20 2016-01-26 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US9124557B2 (en) 2010-05-20 2015-09-01 Kandou Labs, S.A. Methods and systems for chip-to-chip communication with reduced simultaneous switching noise
US9288082B1 (en) 2010-05-20 2016-03-15 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences
US9251873B1 (en) 2010-05-20 2016-02-02 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications
US9077386B1 (en) 2010-05-20 2015-07-07 Kandou Labs, S.A. Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
US9479369B1 (en) 2010-05-20 2016-10-25 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US9300503B1 (en) 2010-05-20 2016-03-29 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US9362962B2 (en) 2010-05-20 2016-06-07 Kandou Labs, S.A. Methods and systems for energy-efficient communications interface
US9985634B2 (en) 2010-05-20 2018-05-29 Kandou Labs, S.A. Data-driven voltage regulator
US9106220B2 (en) 2010-05-20 2015-08-11 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communications interface
US9596109B2 (en) 2010-05-20 2017-03-14 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9059816B1 (en) 2010-05-20 2015-06-16 Kandou Labs, S.A. Control loop management and differential delay correction for vector signaling code communications links
WO2011151469A1 (en) 2010-06-04 2011-12-08 Ecole Polytechnique Federale De Lausanne Error control coding for orthogonal differential vector signaling
US8212697B2 (en) * 2010-06-15 2012-07-03 Csr Technology Inc. Methods of and arrangements for offset compensation of an analog-to-digital converter
JP5522256B2 (en) * 2010-07-29 2014-06-18 富士通株式会社 Signal generation circuit and wireless transmission / reception apparatus having the same
KR20120036018A (en) * 2010-10-07 2012-04-17 삼성전자주식회사 Apparatus and method for frequency offset estimation for high speed in wireless communication system
US9275720B2 (en) 2010-12-30 2016-03-01 Kandou Labs, S.A. Differential vector storage for dynamic random access memory
US8665928B1 (en) * 2011-02-18 2014-03-04 Xilinx, Inc. Circuit for generating an output clock signal synchronized to an input clock signal
TW201315155A (en) 2011-09-20 2013-04-01 Sunplus Technology Co Ltd Phase interpolation circuit
US8686775B2 (en) 2011-09-22 2014-04-01 Fujitsu Limited Piecewise linear phase interpolator
US8680939B2 (en) 2011-10-20 2014-03-25 Lockheed Martin Corporation Differential equalizer and system, method, and computer program product thereof
US8674773B2 (en) 2012-01-31 2014-03-18 Fujitsu Limited Phase interpolator with voltage-controlled oscillator injection-lock
GB2498937A (en) * 2012-01-31 2013-08-07 Texas Instruments Ltd A high data rate SerDes receiver arranged to receive input from a low data rate SerDes transmitter
US9112671B2 (en) 2012-02-07 2015-08-18 Intel Corporation Gated ring oscillator-based digital eye width monitor for high-speed I/O eye width measurement
US8942299B2 (en) 2012-02-27 2015-01-27 Qualcomm Incorporated Baseband beamforming
US9130277B2 (en) 2012-02-27 2015-09-08 Qualcomm Incorporated RF baseband beamforming
US9577816B2 (en) 2012-03-13 2017-02-21 Rambus Inc. Clock and data recovery having shared clock generator
US8836394B2 (en) 2012-03-26 2014-09-16 Rambus Inc. Method and apparatus for source-synchronous signaling
US9071407B2 (en) 2012-05-02 2015-06-30 Ramnus Inc. Receiver clock test circuitry and related methods and apparatuses
US9268683B1 (en) 2012-05-14 2016-02-23 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
JP5936926B2 (en) * 2012-06-07 2016-06-22 ルネサスエレクトロニクス株式会社 Reception circuit, clock recovery circuit, and communication system
US8610476B1 (en) * 2012-09-14 2013-12-17 Altera Corporation Apparatus and methods for lock detection for semi-digital and fully-digital clock data recovery
US8929499B2 (en) * 2012-09-29 2015-01-06 Intel Corporation System timing margin improvement of high speed I/O interconnect links by using fine training of phase interpolator
FR2996970B1 (en) * 2012-10-16 2015-05-15 Commissariat Energie Atomique UWB RECEIVER WITH TEMPORAL DERIVATIVE CORRECTION
US9036764B1 (en) 2012-12-07 2015-05-19 Rambus Inc. Clock recovery circuit
US9397868B1 (en) 2012-12-11 2016-07-19 Rambus Inc. Split-path equalizer and related methods, devices and systems
EP3200042B1 (en) * 2012-12-13 2019-02-06 Coherent Logix Incorporated Clock generation circuitry
TWI491235B (en) * 2012-12-26 2015-07-01 Mstar Semiconductor Inc Timing recovery device and method
US9306551B2 (en) 2013-01-22 2016-04-05 Mediatek Inc. Interpolator and interpolation cells with non-uniform driving capabilities therein
US9032274B2 (en) * 2013-02-14 2015-05-12 Advanced Micro Devices, Inc. Method and apparatus for clock and data recovery
CN110166217B (en) 2013-04-16 2022-05-17 康杜实验室公司 High bandwidth communication interface method and system
WO2014210074A1 (en) 2013-06-25 2014-12-31 Kandou Labs SA Vector signaling with reduced receiver complexity
WO2015038867A1 (en) 2013-09-16 2015-03-19 Rambus Inc. Source-synchronous receiver using edged-detection clock recovery
KR102077743B1 (en) * 2013-09-26 2020-04-08 삼성전자주식회사 Adaptive equalizer and control method thereof
US9021154B2 (en) 2013-09-27 2015-04-28 Intel Corporation Read training a memory controller
US8934594B1 (en) 2013-10-14 2015-01-13 Xilinx, Inc. Sampling position tuning
US8971447B1 (en) * 2013-10-17 2015-03-03 Fujitsu Limited Variable delay of data signals
WO2015077371A1 (en) * 2013-11-19 2015-05-28 Massachusetts Institute Of Technology METHODS AND APPARATUSES FOR MONITORING OCCUPANCY OF WIDEBAND GHz SPECTRUM, AND SENSING RESPECTIVE FREQUENCY COMPONENTS
WO2015077608A1 (en) 2013-11-22 2015-05-28 Kandou Labs SA Multiwire linear equalizer for vector signaling code receiver
TWI543596B (en) * 2013-12-26 2016-07-21 晨星半導體股份有限公司 Multimedia interface receiving circuit
CN104811190B (en) * 2014-01-28 2017-12-08 晨星半导体股份有限公司 multimedia interface receiving circuit
US9806761B1 (en) 2014-01-31 2017-10-31 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
US9369312B1 (en) 2014-02-02 2016-06-14 Kandou Labs, S.A. Low EMI signaling for parallel conductor interfaces
KR102299815B1 (en) 2014-02-02 2021-09-10 칸도우 랩스 에스에이 Method and apparatus for low power chip-to-chip communications with constrained isi ratio
WO2015131203A1 (en) 2014-02-28 2015-09-03 Kandou Lab, S.A. Clock-embedded vector signaling codes
TWI519119B (en) * 2014-04-17 2016-01-21 創意電子股份有限公司 Clock data recovery circuit and method
US9509437B2 (en) 2014-05-13 2016-11-29 Kandou Labs, S.A. Vector signaling code with improved noise margin
US9148087B1 (en) 2014-05-16 2015-09-29 Kandou Labs, S.A. Symmetric is linear equalization circuit with increased gain
JP6203121B2 (en) * 2014-05-28 2017-09-27 株式会社東芝 Signal conversion apparatus and method, signal restoration apparatus and method, and information processing apparatus
US9852806B2 (en) 2014-06-20 2017-12-26 Kandou Labs, S.A. System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding
US9112550B1 (en) 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
EP3138253A4 (en) 2014-07-10 2018-01-10 Kandou Labs S.A. Vector signaling codes with increased signal to noise characteristics
US9432082B2 (en) 2014-07-17 2016-08-30 Kandou Labs, S.A. Bus reversable orthogonal differential vector signaling codes
EP3152879B1 (en) 2014-07-21 2019-09-04 Kandou Labs S.A. Multidrop data transfer
CN110008166B (en) 2014-08-01 2023-07-18 康杜实验室公司 Orthogonal differential vector signaling code with embedded clock
US9059723B1 (en) 2014-08-22 2015-06-16 Applied Micro Circuits Corporation Data dependent jitter reduction of switch driver signals in high speed current steering digital-to-analog converters
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
WO2016098733A1 (en) * 2014-12-18 2016-06-23 株式会社東芝 Wireless communication apparatus, integrated circuit, transmission method, receiving method and communication method
WO2016196848A1 (en) * 2015-06-03 2016-12-08 Marvell World Trade Ltd. Delay locked loop
US9397822B1 (en) 2015-06-11 2016-07-19 Applied Micro Circuits Corporation Split loop timing recovery
KR102376738B1 (en) 2015-06-17 2022-03-23 한국전자통신연구원 Phase locked loop for reducing fractional spur noise
CN113193938B (en) 2015-06-26 2023-10-27 康杜实验室公司 High-speed communication system
US9755819B2 (en) 2015-07-01 2017-09-05 Rambus Inc. Phase calibration of clock signals
US9379880B1 (en) * 2015-07-09 2016-06-28 Xilinx, Inc. Clock recovery circuit
CN108141798B (en) * 2015-10-09 2022-12-27 索尼集团公司 Measuring device, method of operating a device, network node, method of modifying a frequency band
US9557760B1 (en) 2015-10-28 2017-01-31 Kandou Labs, S.A. Enhanced phase interpolation circuit
US9577815B1 (en) 2015-10-29 2017-02-21 Kandou Labs, S.A. Clock data alignment system for vector signaling code communications link
US9806977B2 (en) 2015-11-04 2017-10-31 Nxp Usa, Inc. Multi-rate overlay mode in wireless communication systems
US10055372B2 (en) 2015-11-25 2018-08-21 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
CN108781060B (en) 2016-01-25 2023-04-14 康杜实验室公司 Voltage Sampling Driver with Enhanced High Frequency Gain
EP3826184B1 (en) 2016-04-22 2025-07-02 Kandou Labs, S.A. High performance phase locked loop
US10003454B2 (en) 2016-04-22 2018-06-19 Kandou Labs, S.A. Sampler with low input kickback
WO2017189931A1 (en) 2016-04-28 2017-11-02 Kandou Labs, S.A. Vector signaling codes for densely-routed wire groups
US10193716B2 (en) 2016-04-28 2019-01-29 Kandou Labs, S.A. Clock data recovery with decision feedback equalization
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
WO2017190102A1 (en) 2016-04-28 2017-11-02 Kandou Labs, S.A. Low power multilevel driver
US9667407B1 (en) 2016-05-13 2017-05-30 Credo Technology Group Limited Integrated multi-channel receiver having independent clock recovery modules with enhanced inductors
CN109314583B (en) * 2016-07-15 2020-08-07 华为技术有限公司 High-capacity optical data transmission using intensity modulation and direct detection
WO2018018441A1 (en) 2016-07-27 2018-02-01 Credo Technology Group Ltd. Enhanced inductors suitable for integrated multi-channel receivers
US9906358B1 (en) 2016-08-31 2018-02-27 Kandou Labs, S.A. Lock detector for phase lock loop
US10411922B2 (en) 2016-09-16 2019-09-10 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10305495B2 (en) * 2016-10-06 2019-05-28 Analog Devices, Inc. Phase control of clock signal based on feedback
US10200188B2 (en) 2016-10-21 2019-02-05 Kandou Labs, S.A. Quadrature and duty cycle error correction in matrix phase lock loop
US10200218B2 (en) 2016-10-24 2019-02-05 Kandou Labs, S.A. Multi-stage sampler with increased gain
US10372665B2 (en) 2016-10-24 2019-08-06 Kandou Labs, S.A. Multiphase data receiver with distributed DFE
US9800438B1 (en) * 2016-10-25 2017-10-24 Xilinx, Inc. Built-in eye scan for ADC-based receiver
US10374785B2 (en) * 2016-12-27 2019-08-06 Intel Corporation Clock phase adjustment using clock and data recovery scheme
US10483910B2 (en) 2017-02-02 2019-11-19 Credo Technology Group Limited Multiport inductors for enhanced signal distribution
WO2018187899A1 (en) 2017-04-10 2018-10-18 Credo Technology Group Ltd. Cage‐shielded interposer inductances
DE112018002643T5 (en) 2017-05-22 2020-05-07 Invention Mine, Llc MULTIMODAL DATA DRIVEN CLOCK RECOVERY CIRCUIT
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10686583B2 (en) 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US10203226B1 (en) 2017-08-11 2019-02-12 Kandou Labs, S.A. Phase interpolation circuit
US10313105B2 (en) 2017-09-12 2019-06-04 Credo Technology Group Limited Fractional-N PLL based clock recovery for SerDes
TWI672007B (en) * 2017-09-26 2019-09-11 北京集創北方科技股份有限公司 Fast channel detection and compensation circuit and communication device using same
US10347283B2 (en) 2017-11-02 2019-07-09 Kandou Labs, S.A. Clock data recovery in multilane data receiver
US10326623B1 (en) 2017-12-08 2019-06-18 Kandou Labs, S.A. Methods and systems for providing multi-stage distributed decision feedback equalization
CN109905137B (en) * 2017-12-11 2020-11-24 博通集成电路（上海）股份有限公司 Receiver for determining sampling phase and method for determining sampling phase
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
KR102478782B1 (en) * 2018-05-18 2022-12-20 삼성전자주식회사 Eye opening measurement circuit calculating difference between sigma levels, receiver including the same, and method for measuring eye opening
CN112868181B (en) 2018-06-12 2023-11-21 康杜实验室公司 Low latency combined clock data recovery logic network and charge pump circuit
TWI658700B (en) * 2018-07-16 2019-05-01 創意電子股份有限公司 Integrated circuit, multi-channels transmission apparatus and signal transmission method thereof
US10778236B2 (en) 2019-01-04 2020-09-15 Credo Technology Group Limited PLL with wide frequency coverage
CN111669278B (en) * 2019-03-06 2024-11-12 马维尔亚洲私人有限公司 A method and device for waking up the physical layer of a first node in low power mode
US10630272B1 (en) 2019-04-08 2020-04-21 Kandou Labs, S.A. Measurement and correction of multiphase clock duty cycle and skew
US10673443B1 (en) 2019-04-08 2020-06-02 Kandou Labs, S.A. Multi-ring cross-coupled voltage-controlled oscillator
US10958251B2 (en) 2019-04-08 2021-03-23 Kandou Labs, S.A. Multiple adjacent slicewise layout of voltage-controlled oscillator
US10720936B1 (en) 2019-07-22 2020-07-21 eTopus Technology Inc. ADC reconfiguration for different data rates
US11711198B2 (en) * 2019-07-25 2023-07-25 Nippon Telegraph And Telephone Corporation Synchronous detection apparatus, synchronous detection method, and program
US10972107B2 (en) * 2019-07-31 2021-04-06 Apple Inc. Serial data receiver with sampling clock skew compensation
RU193622U1 (en) * 2019-08-16 2019-11-07 ФЕДЕРАЛЬНОЕ ГОСУДАРСТВЕННОЕ КАЗЕННОЕ ВОЕННОЕ ОБРАЗОВАТЕЛЬНОЕ УЧРЕЖДЕНИЕ ВЫСШЕГО ОБРАЗОВАНИЯ Военная академия Ракетных войск стратегического назначения имени Петра Великого МИНИСТЕРСТВА ОБОРОНЫ РОССИЙСКОЙ ФЕДЕРАЦИИ AGREED FILTER
US11038602B1 (en) 2020-02-05 2021-06-15 Credo Technology Group Limited On-chip jitter evaluation for SerDes
JP7311021B2 (en) * 2020-02-27 2023-07-19 日本電信電話株式会社 Receiving method, wireless communication method, receiving station, wireless communication system, and receiving program
JP7185652B2 (en) * 2020-03-13 2022-12-07 アンリツ株式会社 Clock recovery device, error rate measurement device, clock recovery method, and error rate measurement method
US11031939B1 (en) * 2020-03-19 2021-06-08 Mellanox Technologies, Ltd. Phase detector command propagation between lanes in MCM USR serdes
US10992501B1 (en) 2020-03-31 2021-04-27 Credo Technology Group Limited Eye monitor for parallelized digital equalizers
US10892763B1 (en) * 2020-05-14 2021-01-12 Credo Technology Group Limited Second-order clock recovery using three feedback paths
RU202508U1 (en) * 2020-07-07 2021-02-20 ФЕДЕРАЛЬНОЕ ГОСУДАРСТВЕННОЕ КАЗЕННОЕ ВОЕННОЕ ОБРАЗОВАТЕЛЬНОЕ УЧРЕЖДЕНИЕ ВЫСШЕГО ОБРАЗОВАНИЯ Военная академия Ракетных войск стратегического назначения имени Петра Великого МИНИСТЕРСТВА ОБОРОНЫ РОССИЙСКОЙ ФЕДЕРАЦИИ DEVICE FOR PROCESSING BROADBAND PHASOMANIPULATED SIGNAL
KR102711854B1 (en) * 2020-08-18 2024-09-30 삼성전자주식회사 Receiver circuit performing adaptive equalization and system including the same
US11115040B1 (en) 2020-11-02 2021-09-07 eTopus Technology Inc. ADC slicer reconfiguration for different channel insertion loss
US11177986B1 (en) * 2020-11-24 2021-11-16 Texas Instruments Incorporated Lane adaptation in high-speed serial links
KR102779809B1 (en) 2021-01-08 2025-03-12 삼성전자주식회사 Monotonic and glitch-free phase interpolator and communication device including the same
US11115251B1 (en) * 2021-01-22 2021-09-07 Litrinium, Inc. PAM4 equalization DSM
US11463092B1 (en) 2021-04-01 2022-10-04 Kanou Labs Sa Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios
US11563605B2 (en) 2021-04-07 2023-01-24 Kandou Labs SA Horizontal centering of sampling point using multiple vertical voltage measurements
US11496282B1 (en) 2021-06-04 2022-11-08 Kandou Labs, S.A. Horizontal centering of sampling point using vertical vernier
US20230223942A1 (en) * 2022-01-12 2023-07-13 Sean Iwasaki Circuitry, System(s), and Method(s) to Automatically Align, Tune and Lock CDR Circuitry
US12328380B2 (en) 2022-05-26 2025-06-10 Samsung Display Co., Ltd. System and method for configuring serial receiver
US12489447B2 (en) * 2022-12-31 2025-12-02 Advanced Micro Devices, Inc. Multi-phase clock gating with phase selection
US12261928B2 (en) 2023-07-28 2025-03-25 Credo Technology Group Limited Receivers and method with fast sampling phase and frequency acquisition
US12489451B2 (en) * 2023-11-15 2025-12-02 Ciena Corporation Multiphase clock generator
US12401488B1 (en) 2024-03-28 2025-08-26 Credo Technology Group Limited Dynamic timing loop gain to compensate phase interpolation nonlinearities
US20250323634A1 (en) * 2024-04-15 2025-10-16 Taiwan Semiconductor Manufacturing Company, Ltd. Phase Interpolator Layout
US12470432B1 (en) 2024-07-26 2025-11-11 Credo Technology Group Limited Expedited training for fast linkup

Family Cites Families (146)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3749845A (en) * 1971-08-27 1973-07-31 Bell Telephone Labor Inc Digital data communication system
US4126853A (en) * 1975-11-05 1978-11-21 Rockwell International Corporation Non-linear digital-to analog conversion
US4218756A (en) * 1978-06-19 1980-08-19 Bell Telephone Laboratories, Incorporated Control circuit for modifying contents of packet switch random access memory
US4500954A (en) * 1981-10-15 1985-02-19 International Business Machines Corporation Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass
IT1159625B (en) 1983-09-27 1987-03-04 Meccatec Spa STAPLER OF BOOKS WITH WIRE REFE WITH AUTOMATIC SEPARATION OF BOOKS
US4633226A (en) * 1984-12-17 1986-12-30 Black Jr William C Multiple channel analog-to-digital converters
US4620180A (en) * 1985-10-21 1986-10-28 Northern Telecom Limited Serial-to-parallel converter for high-speed bit streams
US4763319A (en) * 1986-05-19 1988-08-09 Bell Communications Research, Inc. Multi-rate synchronous virtual circuit network for voice and data communications
JPH0748695B2 (en) * 1986-05-23 1995-05-24 株式会社日立製作所 Speech coding system
US5022057A (en) * 1988-03-11 1991-06-04 Hitachi, Ltd. Bit synchronization circuit
US4910713A (en) * 1988-06-27 1990-03-20 Digital Euipment Corporation High input impedance, strobed CMOS differential sense amplifier
US4989074A (en) * 1988-09-27 1991-01-29 Matsushita Electric Industrial Co., Ltd. Digital automatic gain control apparatus
IL92288A (en) 1988-12-16 1996-09-12 Motorola Inc Method of and apparatus for automatic frequency control
US4916717A (en) * 1989-01-23 1990-04-10 Racal Data Communications Inc. Clock resynchronization mechanism
JP2508298B2 (en) * 1989-10-18 1996-06-19 日本電気株式会社 Digital signal receiving system and receiving apparatus
EP0447038B1 (en) * 1990-02-14 1997-05-28 Fujitsu Limited A system for establishing a communication path in a closely coupled computer system
FR2664765B1 (en) * 1990-07-11 2003-05-16 Bull Sa DEVICE FOR SERIALIZATION AND DESERIALIZATION OF DATA AND SYSTEM FOR DIGITAL TRANSMISSION OF SERIAL DATA THEREOF.
US5235671A (en) * 1990-10-15 1993-08-10 Gte Laboratories Incorporated Dynamic bit allocation subband excited transform coding method and apparatus
DE69020568D1 (en) 1990-10-30 1995-08-03 Ibm Self-training adaptive equalization method and device.
US5272476A (en) * 1991-04-04 1993-12-21 The United States Of America As Represented By The Secretary Of The Navy Data acquisition system having novel, low power circuit for time-division-multiplexing sensor array signals
US5132633A (en) 1991-05-21 1992-07-21 National Semiconductor Corporation PLL using a multi-phase frequency correction circuit in place of a VCO
US5083650A (en) 1991-05-24 1992-01-28 Minnesota Mining And Manufacturing Company Friction material having heat-resistant paper support bearing resin-bonded carbon particles
JPH04352523A (en) * 1991-05-30 1992-12-07 Oki Electric Ind Co Ltd Data transmission demodulator
US5396224A (en) * 1991-11-22 1995-03-07 Hewlett-Packard Company Telemetered patient location system and method
US5485490A (en) 1992-05-28 1996-01-16 Rambus, Inc. Method and circuitry for clock synchronization
US5313501A (en) * 1992-06-15 1994-05-17 Digital Equipment Corporation Method and apparatus for deskewing digital data
SE515076C2 (en) * 1992-07-01 2001-06-05 Ericsson Telefon Ab L M Multiplexer / demultiplexer circuit
US5467464A (en) * 1993-03-09 1995-11-14 Apple Computer, Inc. Adaptive clock skew and duty cycle compensation for a serial data bus
US5394402A (en) * 1993-06-17 1995-02-28 Ascom Timeplex Trading Ag Hub for segmented virtual local area network with shared media access
US5533072A (en) * 1993-11-12 1996-07-02 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
US5550546A (en) 1993-11-19 1996-08-27 Trw Inc. Advanced parameter encoder with dual integrated pulse present detection and channel/sector arbitration
JP3337795B2 (en) * 1993-12-10 2002-10-21 富士通株式会社 Relay device
JPH07212421A (en) * 1994-01-19 1995-08-11 Toshiba Corp AFC circuit
JP3754070B2 (en) 1994-02-15 2006-03-08 ラムバス・インコーポレーテッド Delay lock loop
US5554945A (en) 1994-02-15 1996-09-10 Rambus, Inc. Voltage controlled phase shifter with unlimited range
KR970002949B1 (en) * 1994-05-25 1997-03-13 삼성전자 주식회사 A circuit and method for generating clock of digital communication system
US5485954A (en) * 1994-06-10 1996-01-23 American Standard Inc. Reduced profile thermostat
US5757857A (en) 1994-07-21 1998-05-26 The Regents Of The University Of California High speed self-adjusting clock recovery circuit with frequency detection
FR2723494B1 (en) * 1994-08-04 1996-09-06 Bull Sa METHOD FOR SAMPLING A SERIAL DIGITAL SIGNAL
JP3116735B2 (en) * 1994-08-11 2000-12-11 松下電器産業株式会社 Automatic frequency correction device
US5583859A (en) * 1994-08-30 1996-12-10 Bell Communications Research, Inc. Data labeling technique for high performance protocol processing
FR2725573B1 (en) * 1994-10-11 1996-11-15 Thomson Csf METHOD AND DEVICE FOR CONTROLLING CONGESTION OF SPORADIC EXCHANGES OF DATA PACKETS IN A DIGITAL TRANSMISSION NETWORK
US5581585A (en) * 1994-10-21 1996-12-03 Level One Communications, Inc. Phase-locked loop timing recovery circuit
US5668678B1 (en) * 1994-11-14 2000-11-28 Cirrus Logic Inc Detecting servo data and servo bursts from discrete time samples of an analog read signal in a sampled amplitude read channel
US5574724A (en) * 1995-05-26 1996-11-12 Lucent Technologies Inc. Adjustment of call bandwidth during a communication call
US5915339A (en) 1995-06-29 1999-06-29 Abb Air Preheater Inc. Sector plate and seal arrangement for trisector air preheater
US5768268A (en) 1995-07-19 1998-06-16 Watkins Johnson Company Wideband base station architecture for digital cellular communications system
US5850422A (en) * 1995-07-21 1998-12-15 Symbios, Inc. Apparatus and method for recovering a clock signal which is embedded in an incoming data stream
EP0758171A3 (en) * 1995-08-09 1997-11-26 Symbios Logic Inc. Data sampling and recovery
US5650954A (en) 1996-01-30 1997-07-22 Seagate Technology, Inc. Frequency and time domain adaptive filtration in a sampled communication channel
US5905769A (en) 1996-05-07 1999-05-18 Silicon Image, Inc. System and method for high-speed skew-insensitive multi-channel data transmission
US5633899A (en) * 1996-02-02 1997-05-27 Lsi Logic Corporation Phase locked loop for high speed data capture of a serial data stream
US5703905A (en) 1996-02-16 1997-12-30 Globespan Technologies, Inc. Multi-channel timing recovery system
US5881108A (en) 1996-02-22 1999-03-09 Globespan Technologies, Inc. Adaptive pre-equalizer for use in data communications equipment
EP0795982B1 (en) 1996-03-11 2005-01-12 Micronas GmbH Transmission system with quadrature modulation
US5742604A (en) * 1996-03-28 1998-04-21 Cisco Systems, Inc. Interswitch link mechanism for connecting high-performance network switches
US6819514B1 (en) 1996-04-30 2004-11-16 Cirrus Logic, Inc. Adaptive equalization and interpolated timing recovery in a sampled amplitude read channel for magnetic recording
US5822143A (en) 1996-06-11 1998-10-13 Western Digital Corporation Decision feedback equalization implementation of partial-response signaling in a magnetic recording channel
US5949820A (en) 1996-08-01 1999-09-07 Nec Electronics Inc. Method for optimizing an equalization and receive filter
US6275911B1 (en) * 1996-09-20 2001-08-14 Denso Corporation Memory writing device for an electronic device
US5870438A (en) * 1996-09-26 1999-02-09 Rockwell Int'l. Corp. Fast resynchronization system for high-speed data transmission
US6097722A (en) * 1996-12-13 2000-08-01 Nortel Networks Corporation Bandwidth management processes and systems for asynchronous transfer mode networks using variable virtual paths
US5953338A (en) * 1996-12-13 1999-09-14 Northern Telecom Limited Dynamic control processes and systems for asynchronous transfer mode networks
US6005445A (en) * 1996-12-29 1999-12-21 Sony Corporation Phase adjustment circuit including a ring oscillator in a phase locked loop
US5931898A (en) * 1997-02-25 1999-08-03 Lucent Technologies Inc Finite impulse response filter
US5892922A (en) * 1997-02-28 1999-04-06 3Com Corporation Virtual local area network memory access system
US6247138B1 (en) * 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
JP3209943B2 (en) * 1997-06-13 2001-09-17 沖電気工業株式会社 Voltage control delay circuit, direct phase control type voltage controlled oscillator, clock / data recovery circuit, and clock / data recovery device
US5966415A (en) * 1997-06-13 1999-10-12 Cirrus Logic, Inc. Adaptive equalization in a sub-sampled read channel for a disk storage system
US6904110B2 (en) * 1997-07-31 2005-06-07 Francois Trans Channel equalization system and method
US6404525B1 (en) 1997-07-31 2002-06-11 Nec Corporation Optical add-drop multiplexer
US5945862A (en) * 1997-07-31 1999-08-31 Rambus Incorporated Circuitry for the delay adjustment of a clock signal
US6122336A (en) 1997-09-11 2000-09-19 Lsi Logic Corporation Digital clock recovery circuit with phase interpolation
US6265999B1 (en) 1997-09-30 2001-07-24 Trustees Of Princeton University High-speed serial-to-parallel and analog-to-digital conversion
US6266799B1 (en) * 1997-10-02 2001-07-24 Xaqti, Corporation Multi-phase data/clock recovery circuitry and methods for implementing same
US6307906B1 (en) * 1997-10-07 2001-10-23 Applied Micro Circuits Corporation Clock and data recovery scheme for multi-channel data communications receivers
GB9721384D0 (en) * 1997-10-08 1997-12-10 Phoenix Vlsi Consultants Phase locked loop
US6697868B2 (en) * 2000-02-28 2004-02-24 Alacritech, Inc. Protocol processing stack for use with intelligent network interface device
CN1164062C (en) 1997-10-20 2004-08-25 松下电器产业株式会社 Radio communication device and radio communication method
US6002279A (en) * 1997-10-24 1999-12-14 G2 Networks, Inc. Clock recovery circuit
JP3316744B2 (en) * 1997-10-30 2002-08-19 三菱電機株式会社 AFC circuit, receiver having the same, and automatic frequency control communication system
US6038269A (en) 1997-11-20 2000-03-14 National Semiconductor Corporation Detection for digital communication receivers
US6167077A (en) * 1997-12-23 2000-12-26 Lsi Logic Corporation Using multiple high speed serial lines to transmit high data rates while compensating for overall skew
US6493343B1 (en) 1998-01-07 2002-12-10 Compaq Information Technologies Group System and method for implementing multi-pathing data transfers in a system area network
US5991339A (en) * 1998-01-16 1999-11-23 Intel Corporation Adaptive equalization using a minimum- jitter criterion
US6016082A (en) * 1998-02-13 2000-01-18 Sun Microsystems, Inc. Low phase noise LC oscillator for microprocessor clock distribution
US6397042B1 (en) * 1998-03-06 2002-05-28 Texas Instruments Incorporated Self test of an electronic device
GB2336075B (en) 1998-03-30 2002-12-04 3Com Technologies Ltd Method and apparatus for the phase alignment of data in high-speed parallel data buses using adjustable high frequency sampling clocks
GB2336074B (en) 1998-03-30 2002-12-04 3Com Technologies Ltd Method and apparatus for the phase alignment of data in high-speed parallel data buses using a multi-phase low frequency sampling clock
US6289057B1 (en) * 1998-04-30 2001-09-11 Nortel Networks Limited Method and apparatus for energy detection in a modem
US6285726B1 (en) * 1998-05-18 2001-09-04 National Semiconductor Corporation 10/100 mb clock recovery architecture for switches, repeaters and multi-physical layer ports
US6035409A (en) * 1998-05-18 2000-03-07 National Semiconductor Corporation 1000 mb phase picker clock recovery architecture using interleaved phase detectors
US6009534A (en) 1998-06-01 1999-12-28 Texas Instruments Incorporated Fractional phase interpolation of ring oscillator for high resolution pre-compensation
JP3510794B2 (en) * 1998-07-21 2004-03-29 シャープ株式会社 Signal processing device and communication device
US6289063B1 (en) * 1998-09-02 2001-09-11 Nortel Networks Limited QAM receiver with improved immunity to crosstalk noise
US6563889B1 (en) * 1998-10-01 2003-05-13 Lsi Logic Corporation Method and apparatus for adapting the boost of a read channel filter
US6134268A (en) 1998-10-19 2000-10-17 Motorola, Inc. Apparatus for performing a non-integer sampling rate change in a multichannel polyphase filter
GB2343092B (en) * 1998-10-22 2003-05-14 3Com Technologies Ltd Framing codes for high-speed parallel data buses
US6216148B1 (en) * 1998-11-12 2001-04-10 Quantum Corporation Adaptive analog equalizer for partial response channels
EP1006697A3 (en) 1998-12-02 2004-01-02 Lucent Technologies Inc. Parellel signal processing for equalisation on fibre channels
US6678842B1 (en) * 1998-12-14 2004-01-13 Agere Systems Inc. Communications system and associated deskewing methods
US6567489B1 (en) * 1999-02-08 2003-05-20 Texas Instruments Incorporated Method and circuitry for acquiring a signal in a read channel
US6345301B1 (en) * 1999-03-30 2002-02-05 Unisys Corporation Split data path distributed network protocol
US6223270B1 (en) * 1999-04-19 2001-04-24 Silicon Graphics, Inc. Method for efficient translation of memory addresses in computer systems
JP3486576B2 (en) 1999-05-18 2004-01-13 シャープ株式会社 OFDM receiver and frequency offset compensation method thereof
US6498694B1 (en) 1999-06-15 2002-12-24 Voyan Technology Servo error integration in read-channel equalization
US6262611B1 (en) 1999-06-24 2001-07-17 Nec Corporation High-speed data receiving circuit and method
US6526112B1 (en) * 1999-06-29 2003-02-25 Agilent Technologies, Inc. System for clock and data recovery for multi-channel parallel data streams
US6775328B1 (en) * 1999-08-11 2004-08-10 Rambus Inc. High-speed communication system with a feedback synchronization loop
JP3226906B2 (en) * 1999-09-24 2001-11-12 埼玉日本電気株式会社 Local oscillation signal supply method and circuit thereof
DE60042834D1 (en) 1999-10-20 2009-10-08 Broadcom Corp DEVICE FOR HIGH-SPEED TRANSMISSION OVER LIGHT WAVE CHANNEL
US6952431B1 (en) * 1999-10-28 2005-10-04 Rambus Inc. Clock multiplying delay-locked loop for data communications
US6621862B1 (en) 2000-01-04 2003-09-16 Alcatel Internetworking (Pe), Inc. Equalization for multichannel receiving node
ATE426982T1 (en) 2000-01-17 2009-04-15 Broadcom Corp HIGH-SPEED TRANSMISSION SYSTEM FOR OPTICAL CHANNELS
GB2362045B (en) * 2000-02-23 2004-05-05 Phoenix Vlsi Consultants Ltd Analogue-Controlled phase interpolator
EP1262048A2 (en) 2000-02-28 2002-12-04 Broadcom Corporation System and method for high speed communications using digital signal processing
US7227918B2 (en) * 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US6329859B1 (en) 2000-03-23 2001-12-11 Bitblitz Communications, Inc. N-way circular phase interpolator for generating a signal having arbitrary phase
JP3495311B2 (en) * 2000-03-24 2004-02-09 Ｎｅｃエレクトロニクス株式会社 Clock control circuit
EP1139619A1 (en) 2000-03-31 2001-10-04 Lucent Technologies Inc. Channel estimation using a probability mapping table
WO2001078337A1 (en) * 2000-04-11 2001-10-18 Parthus Technologies Plc Method and apparatus for multi-lane communication channel with deskewing capability
AU2001259201A1 (en) 2000-04-28 2001-11-12 Broadcom Corporation High-speed serial data transceiver systems and related methods
US6359486B1 (en) 2000-05-22 2002-03-19 Lsi Logic Corporation Modified phase interpolator and method to use same in high-speed, low power applications
US7167517B2 (en) * 2000-05-22 2007-01-23 The Board Of Trustees Of The Leland Stanford Junior University Analog N-tap FIR receiver equalizer
US7245638B2 (en) 2000-07-21 2007-07-17 Broadcom Corporation Methods and systems for DSP-based receivers
US7564866B2 (en) 2000-07-21 2009-07-21 Broadcom Corporation Methods and systems for digitally processing optical data signals
WO2002013424A2 (en) 2000-07-21 2002-02-14 Broadcom Corporation Methods and systems for digitally processing optical data signals
JP3919660B2 (en) * 2000-09-27 2007-05-30 シーゲイト テクノロジー エルエルシー Method and apparatus for determining an equalized signal-to-noise ratio in a storage device
US6822940B1 (en) * 2000-09-29 2004-11-23 Cisco Technology, Inc. Method and apparatus for adapting enforcement of network quality of service policies based on feedback about network conditions
US6957269B2 (en) 2001-01-03 2005-10-18 Advanced Micro Devices, Inc. Method and apparatus for performing priority-based flow control
JP4512699B2 (en) * 2001-01-11 2010-07-28 富士通株式会社 Flow control device and node device
US6552619B2 (en) * 2001-02-05 2003-04-22 Pmc Sierra, Inc. Multi-channel clock recovery circuit
US6744330B1 (en) * 2002-02-21 2004-06-01 Conexant Systems, Inc. Adaptive analog equalizer
US7149269B2 (en) * 2003-02-27 2006-12-12 International Business Machines Corporation Receiver for clock and data recovery and method for calibrating sampling phases in a receiver for clock and data recovery
EP1604026A1 (en) 2003-03-20 2005-12-14 Sabanci Universitesi Circular recombinant plasmid dna constructs and their protein products, methods of preparation and immobilisation of proteins on support
DE102004014695B4 (en) * 2003-03-26 2007-08-16 Infineon Technologies Ag Clock and data recovery unit
US7292662B2 (en) * 2003-03-26 2007-11-06 Infineon Technologies Ag Feed forward clock and data recovery unit
EP1660805A4 (en) 2003-08-08 2011-02-23 Showa Denko Kk Liner for pressure vessels and process for producing same
US7623600B2 (en) * 2004-06-02 2009-11-24 Broadcom Corporation High speed receive equalizer architecture
JP4516443B2 (en) * 2005-02-10 2010-08-04 富士通株式会社 Adaptive equalization circuit
US7817712B2 (en) * 2006-05-30 2010-10-19 Fujitsu Limited System and method for independently adjusting multiple compensations applied to a signal
CN101512454B (en) 2006-07-06 2011-08-03 霍尼韦尔国际公司 Apparatus and method for guaranteed batch event delivery in a process control system
US7782990B1 (en) * 2006-09-27 2010-08-24 Xilinx, Inc. Method of and circuit for oversampling a signal in an integrated circuit
WO2009009035A1 (en) 2007-07-06 2009-01-15 Ipsen Pharma S.A.S. Somatostatin analog and uses thereof
US8180007B2 (en) * 2010-01-14 2012-05-15 Freescale Semiconductor, Inc. Method for clock and data recovery
JP5772974B2 (en) 2011-11-22 2015-09-02 日産自動車株式会社 Driving force transmission device for electric vehicle

Also Published As

Publication number Publication date
US6791388B2 (en) 2004-09-14
WO2001084702A2 (en) 2001-11-08
WO2001084724A2 (en) 2001-11-08
US20020034222A1 (en) 2002-03-21
AU2001257348A1 (en) 2001-11-12
US7016449B2 (en) 2006-03-21
US20020039395A1 (en) 2002-04-04
EP1277304A2 (en) 2003-01-22
US8433020B2 (en) 2013-04-30
US20130163701A1 (en) 2013-06-27
WO2001084724A3 (en) 2002-05-23
EP2104232B1 (en) 2012-12-12
EP2104232A2 (en) 2009-09-23
US20020044618A1 (en) 2002-04-18
DE60139121D1 (en) 2009-08-13
US7012983B2 (en) 2006-03-14
US8223828B2 (en) 2012-07-17
US20060227917A1 (en) 2006-10-12
US20120243598A1 (en) 2012-09-27
WO2001084702A3 (en) 2002-06-06
US8824538B2 (en) 2014-09-02
US6509773B2 (en) 2003-01-21
US20020044617A1 (en) 2002-04-18
ATE435536T1 (en) 2009-07-15
EP1277304B1 (en) 2009-07-01
US8798219B2 (en) 2014-08-05
EP1277316A2 (en) 2003-01-22
US7058150B2 (en) 2006-06-06
US8472512B2 (en) 2013-06-25
US20020039394A1 (en) 2002-04-04
US6995594B2 (en) 2006-02-07
US20040212416A1 (en) 2004-10-28
US20080117963A1 (en) 2008-05-22
EP2104232A3 (en) 2009-10-14
US20130251020A1 (en) 2013-09-26
US7286597B2 (en) 2007-10-23
US20030141914A1 (en) 2003-07-31

Similar Documents

Publication Publication Date Title
AU2001259201A1 (en) High-speed serial data transceiver systems and related methods
WO2002094630A3 (en) Distributed track network control system
WO2002069164A3 (en) Synchronous to asynchronous to synchronous interface
WO2004097557A3 (en) Distributed control systems and methods
AU2001296283A1 (en) Digital control servo system
WO2007081461A3 (en) Polarity driven dynamic on-die termination
WO2005008904A3 (en) Variable attenuation system having continuous input steering
JP2003283332A5 (en)
WO2003100485A3 (en) Method and device for optical switching and variable optical attenuation
AU2002334727A1 (en) Error forwarding in an enhanced general input/output architecture
EP1306849A3 (en) Devices and methods for controlling active termination resistors in a memory system
AU4905197A (en) General purpose distributed operating room control system
WO2003017496A3 (en) Multiplexed analog to digital converter
CA2258939A1 (en) Pulse signal output circuit
WO2005048648A3 (en) Microphone system
WO2002019047A3 (en) Universal controller expansion module system, method & apparatus
EP1333578A3 (en) Interleaved clock signal generator having serial delay and ring counter architecture
AU2042599A (en) Line driver with linear transitions
WO2002037215A3 (en) Method and system for configuring among call processing applications in a call processing system
EP1227609A3 (en) Apparatus and method for data multiplexing
KR950035137A (en) Pulse width adjustment method and adjustment circuit of input signal
AU2002348349A1 (en) Automatic gain control circuit with miltiple input signals
AU7921498A (en) Cross connection element and data transmission network
WO2002023811A3 (en) Expandable router
NO20032984D0 (en) Control device based on bus technology