[go: up one dir, main page]

AU2001245467A1 - Method and apparatus for adaptive co-verification of software and hardware designs - Google Patents

Method and apparatus for adaptive co-verification of software and hardware designs

Info

Publication number
AU2001245467A1
AU2001245467A1 AU2001245467A AU4546701A AU2001245467A1 AU 2001245467 A1 AU2001245467 A1 AU 2001245467A1 AU 2001245467 A AU2001245467 A AU 2001245467A AU 4546701 A AU4546701 A AU 4546701A AU 2001245467 A1 AU2001245467 A1 AU 2001245467A1
Authority
AU
Australia
Prior art keywords
adaptive
verification
software
hardware designs
designs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001245467A
Other languages
English (en)
Inventor
Jason Peng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Electronics Inc
Original Assignee
Sony Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Electronics Inc filed Critical Sony Electronics Inc
Publication of AU2001245467A1 publication Critical patent/AU2001245467A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Quality & Reliability (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Stored Programmes (AREA)
  • Debugging And Monitoring (AREA)
AU2001245467A 2000-03-06 2001-03-06 Method and apparatus for adaptive co-verification of software and hardware designs Abandoned AU2001245467A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/519,659 US6490545B1 (en) 2000-03-06 2000-03-06 Method and apparatus for adaptive co-verification of software and hardware designs
US09519659 2000-03-06
PCT/US2001/007154 WO2001067208A2 (fr) 2000-03-06 2001-03-06 Procede et appareil permettant une verification adaptative simultanee de conceptions de logiciel et de materiel

Publications (1)

Publication Number Publication Date
AU2001245467A1 true AU2001245467A1 (en) 2001-09-17

Family

ID=24069244

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001245467A Abandoned AU2001245467A1 (en) 2000-03-06 2001-03-06 Method and apparatus for adaptive co-verification of software and hardware designs

Country Status (3)

Country Link
US (1) US6490545B1 (fr)
AU (1) AU2001245467A1 (fr)
WO (1) WO2001067208A2 (fr)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6832181B1 (en) * 2000-11-03 2004-12-14 Hewlett-Packard Development Company, L.P. Method to distinguish between physical hardware and simulated hardware
US6792580B2 (en) * 2001-01-31 2004-09-14 Kabushiki Kaisha Toshiba Method and computer program product for software/hardware language model conversion
JP3895934B2 (ja) * 2001-01-31 2007-03-22 株式会社東芝 仕様操作装置
US7366650B2 (en) * 2001-04-12 2008-04-29 Arm Limited Software and hardware simulation
US7082104B2 (en) 2001-05-18 2006-07-25 Intel Corporation Network device switch
US7093224B2 (en) 2001-08-28 2006-08-15 Intel Corporation Model-based logic design
US7117139B2 (en) * 2001-08-28 2006-10-03 Qiyong Bian Co-simulation verilog/PLI and system C modules using remote procedure call
US7130784B2 (en) 2001-08-29 2006-10-31 Intel Corporation Logic simulation
US7107201B2 (en) 2001-08-29 2006-09-12 Intel Corporation Simulating a logic design
US7073156B2 (en) * 2001-08-29 2006-07-04 Intel Corporation Gate estimation process and method
US6859913B2 (en) * 2001-08-29 2005-02-22 Intel Corporation Representing a simulation model using a hardware configuration database
US6983427B2 (en) * 2001-08-29 2006-01-03 Intel Corporation Generating a logic design
US6980945B2 (en) * 2001-12-04 2005-12-27 Koninklijke Philips Electronics N.V. Synchronized simulation of software and hardware in the analog domain
US7197724B2 (en) 2002-01-17 2007-03-27 Intel Corporation Modeling a logic design
US8639487B1 (en) * 2003-03-25 2014-01-28 Cadence Design Systems, Inc. Method for multiple processor system-on-a-chip hardware and software cogeneration
US7743365B2 (en) * 2003-06-26 2010-06-22 Microsoft Corporation Determining and using capabilities of a computer system
US7207027B2 (en) * 2003-12-30 2007-04-17 Xilinx, Inc. Algorithmic and dataflow graphical representation of MATLAB
US7743361B2 (en) * 2004-09-20 2010-06-22 The Mathworks, Inc. Providing block state information for a model based development process
US7478027B2 (en) * 2005-03-30 2009-01-13 International Business Machines Corporation Systems, methods, and media for simulation of integrated hardware and software designs
CN100389399C (zh) * 2006-11-20 2008-05-21 北京中星微电子有限公司 一种芯片验证的方法及系统
US7957950B2 (en) * 2008-02-28 2011-06-07 Oki Semiconductor Co., Ltd. Hard/soft cooperative verifying simulator
US8515727B2 (en) * 2008-03-19 2013-08-20 International Business Machines Corporation Automatic logic model build process with autonomous quality checking
TW201020915A (en) * 2008-11-21 2010-06-01 Univ Nat Taiwan Parametric EDA function tool and method of simplifying EDA programming language
EP2323105B1 (fr) 2009-10-16 2014-12-03 Alcatel Lucent Surveillance de machines
US9984037B1 (en) 2015-04-27 2018-05-29 Synaptic Engines, Llc Scheduler for a fine grained graph processor
US9996637B2 (en) * 2015-07-30 2018-06-12 International Business Machines Corporation Method for verifying hardware/software co-designs
US20170322776A1 (en) * 2016-05-03 2017-11-09 Sap Se Product lifecycle model including software development
CN117436391B (zh) * 2023-12-21 2024-03-26 四川思凌科微电子有限公司 一种用于算法和硬件联合仿真的方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6097886A (en) * 1998-02-17 2000-08-01 Lucent Technologies Inc. Cluster-based hardware-software co-synthesis of heterogeneous distributed embedded systems
US6086628A (en) * 1998-02-17 2000-07-11 Lucent Technologies Inc. Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems

Also Published As

Publication number Publication date
WO2001067208A3 (fr) 2002-02-14
US6490545B1 (en) 2002-12-03
WO2001067208A2 (fr) 2001-09-13

Similar Documents

Publication Publication Date Title
AU2001245467A1 (en) Method and apparatus for adaptive co-verification of software and hardware designs
AU5175600A (en) An improved simulation method and apparatus
AU2001261225A1 (en) Method and system for hardware simulation
AU2002308779A1 (en) Method and apparatus for delay generation
AU2001264771A1 (en) Well reference apparatus and method
AU2001245522A1 (en) Apparatus and method for treating glaucoma
AU2001256933A1 (en) Apparatus and method
AU2001263028A1 (en) Stream-cipher method and apparatus
AU1477001A (en) Method and apparatus for language training
AUPR157300A0 (en) An apparatus and method (bin03)
AUPR157600A0 (en) An apparatus and method (bin04)
AUPR157400A0 (en) An apparatus and method (bin01)
AU2001217795A1 (en) Method and apparatus for interaffiliate marketing
AU2001262978A1 (en) Method and apparatus for interference reduction
AU2002360593A1 (en) Method and apparatus for nano-sensing
AU2001232391A1 (en) Apparatus and method for interfacing internet telephone
AU2001294742A1 (en) Shock wave aerosolization apparatus and method
AU2001270192A1 (en) Adaptive evaluation method and adaptive evaluation apparatus
AU2000242290A1 (en) Apparatus and method for surgical fastening
AU2001247814A1 (en) Method and apparatus for modifying temporal addresses
AU2002232555A1 (en) Split sausages and method and apparatus for producing split sausages
AU2002216488A1 (en) Apparatus and method of cooking poultry
AU2002227345A1 (en) Method and apparatus for evaluating software
AU2001264952A1 (en) Apparatus and method for reducing electromigration
AU2003229149A1 (en) Apparatus and method of echo-cancellation