AU2000260464A1 - Balanced dual-edge triggered data bit shifting circuit and method - Google Patents
Balanced dual-edge triggered data bit shifting circuit and methodInfo
- Publication number
- AU2000260464A1 AU2000260464A1 AU2000260464A AU6046400A AU2000260464A1 AU 2000260464 A1 AU2000260464 A1 AU 2000260464A1 AU 2000260464 A AU2000260464 A AU 2000260464A AU 6046400 A AU6046400 A AU 6046400A AU 2000260464 A1 AU2000260464 A1 AU 2000260464A1
- Authority
- AU
- Australia
- Prior art keywords
- data bit
- shifting circuit
- edge triggered
- bit shifting
- triggered data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000001960 triggered effect Effects 0.000 title 1
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2000/010744 WO2001099115A1 (en) | 1999-04-23 | 2000-06-22 | Balanced dual-edge triggered data bit shifting circuit and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2000260464A1 true AU2000260464A1 (en) | 2002-01-02 |
Family
ID=21741302
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2000260464A Abandoned AU2000260464A1 (en) | 2000-06-22 | 2000-06-22 | Balanced dual-edge triggered data bit shifting circuit and method |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP4678471B2 (en) |
| AU (1) | AU2000260464A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7840717B2 (en) * | 2008-02-14 | 2010-11-23 | International Business Machines Corporation | Processing a variable length device command word at a control unit in an I/O processing system |
| CN104751816B (en) * | 2015-03-31 | 2017-08-15 | 深圳市华星光电技术有限公司 | Shift-register circuit |
| KR20230047432A (en) | 2020-08-06 | 2023-04-07 | 다우 도레이 캄파니 리미티드 | Curable silicone composition and cured product thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS64814A (en) * | 1987-03-24 | 1989-01-05 | Toshiba Corp | Complementary signal output circuit |
| US5852378A (en) * | 1997-02-11 | 1998-12-22 | Micron Technology, Inc. | Low-skew differential signal converter |
-
2000
- 2000-06-22 JP JP2002503875A patent/JP4678471B2/en not_active Expired - Lifetime
- 2000-06-22 AU AU2000260464A patent/AU2000260464A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| JP2003536201A (en) | 2003-12-02 |
| JP4678471B2 (en) | 2011-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2001258089A1 (en) | Matchline sense circuit and method | |
| AU2001291184A1 (en) | Electronic information caching | |
| AU2001237561A1 (en) | Data access | |
| AU4863501A (en) | Expandable bit | |
| AU1295201A (en) | Data retransmission method | |
| AU2001243392A1 (en) | An integrated circuit architecture with standard blocks | |
| AU2002235271A1 (en) | Data communication over power lines | |
| AU2001274343A1 (en) | Drill bits | |
| AU2002214335A1 (en) | Data recorder | |
| AU2001242631A1 (en) | Data input device | |
| AU2001237590A1 (en) | Mobile data routing | |
| AU7682100A (en) | Data input device | |
| AU2002245242A1 (en) | Conductive medium for openhole logging and logging while drilling | |
| AU2001225419A1 (en) | Data input device | |
| GB0031750D0 (en) | Retrieval of symbol attributes | |
| AU2001275540A1 (en) | Data management architecture | |
| AU2000238402A1 (en) | Electronic information inquiring method | |
| AU2001292283A1 (en) | Data communication device data communication method | |
| AU2001244646A1 (en) | Small drill | |
| AU2001242620A1 (en) | Digital data transmission | |
| AU2001217334A1 (en) | Drill bit | |
| AU2001266784A1 (en) | Authentication of electronic data | |
| AU2001259319A1 (en) | Memory management with data discard | |
| AU2000260464A1 (en) | Balanced dual-edge triggered data bit shifting circuit and method | |
| AU4673801A (en) | Transmission of data |