[go: up one dir, main page]

ATE523840T1 - Verfahren zum speichern von daten, verfahren zum laden von daten und signalprozessor - Google Patents

Verfahren zum speichern von daten, verfahren zum laden von daten und signalprozessor

Info

Publication number
ATE523840T1
ATE523840T1 AT08737813T AT08737813T ATE523840T1 AT E523840 T1 ATE523840 T1 AT E523840T1 AT 08737813 T AT08737813 T AT 08737813T AT 08737813 T AT08737813 T AT 08737813T AT E523840 T1 ATE523840 T1 AT E523840T1
Authority
AT
Austria
Prior art keywords
vector
data elements
bits
data
signal processor
Prior art date
Application number
AT08737813T
Other languages
English (en)
Inventor
Berkel Cornelis Van
Original Assignee
St Ericsson Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Ericsson Sa filed Critical St Ericsson Sa
Application granted granted Critical
Publication of ATE523840T1 publication Critical patent/ATE523840T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
AT08737813T 2007-04-16 2008-04-11 Verfahren zum speichern von daten, verfahren zum laden von daten und signalprozessor ATE523840T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07106203 2007-04-16
PCT/IB2008/051388 WO2008126041A1 (en) 2007-04-16 2008-04-11 Method of storing data, method of loading data and signal processor

Publications (1)

Publication Number Publication Date
ATE523840T1 true ATE523840T1 (de) 2011-09-15

Family

ID=39556993

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08737813T ATE523840T1 (de) 2007-04-16 2008-04-11 Verfahren zum speichern von daten, verfahren zum laden von daten und signalprozessor

Country Status (5)

Country Link
US (1) US8489825B2 (de)
EP (1) EP2147369B1 (de)
JP (1) JP5435241B2 (de)
AT (1) ATE523840T1 (de)
WO (1) WO2008126041A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2590651Y2 (ja) 1993-04-08 1999-02-17 株式会社明電舎 動力計制御装置の不安定制御補正回路
JP5658556B2 (ja) * 2010-12-24 2015-01-28 富士通株式会社 メモリ制御装置、及びメモリ制御方法
US9218182B2 (en) * 2012-06-29 2015-12-22 Intel Corporation Systems, apparatuses, and methods for performing a shuffle and operation (shuffle-op)
US9665483B2 (en) * 2013-09-30 2017-05-30 Alcatel Lucent Method and apparatus for bit-interleaving
US10061581B2 (en) 2014-01-31 2018-08-28 Qualcomm Incorporated On-the-fly conversion during load/store operations in a vector processor
JP6786948B2 (ja) * 2016-08-12 2020-11-18 富士通株式会社 演算処理装置及び演算処理装置の制御方法
US20190272175A1 (en) * 2018-03-01 2019-09-05 Qualcomm Incorporated Single pack & unpack network and method for variable bit width data formats for computational machines
US10831965B1 (en) 2019-07-23 2020-11-10 International Business Machines Corporation Placement of vectorized latches in hierarchical integrated circuit development

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3700873A (en) * 1970-04-06 1972-10-24 Ibm Structured computer notation and system architecture utilizing same
JPS60186964A (ja) * 1984-03-05 1985-09-24 Hitachi Ltd ベクトル処理装置
JPS6162974A (ja) * 1984-09-05 1986-03-31 Hitachi Ltd ベクトルプロセツサ
JPH05143633A (ja) * 1991-11-22 1993-06-11 Nec Corp イソジオメトリツク形高速フーリエ変換実現方式
US5742840A (en) * 1995-08-16 1998-04-21 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US6374376B1 (en) * 1998-09-03 2002-04-16 Micron Technology, Inc. Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test
WO2002076032A2 (de) * 2001-03-15 2002-09-26 Robert Bosch Gmbh Verfahren und vorrichtung zur erstellung eines zeitplans der übermittlung von nachrichten auf einem bussystem
IL145245A0 (en) * 2001-09-03 2002-06-30 Jtc 2000 Dev Delaware Inc System and method including vector-matrix multiplication
US6795003B2 (en) * 2003-01-30 2004-09-21 Broadcom Corporation Hardware-efficient implementation of dynamic element matching in sigma-delta DAC's
CN1656445B (zh) * 2002-05-24 2010-05-05 Nxp股份有限公司 处理系统
US20040122887A1 (en) * 2002-12-20 2004-06-24 Macy William W. Efficient multiplication of small matrices using SIMD registers
US20040120518A1 (en) * 2002-12-20 2004-06-24 Macy William W. Matrix multiplication for cryptographic processing
WO2006033056A2 (en) * 2004-09-21 2006-03-30 Koninklijke Philips Electronics N.V. Micro processor device and method for shuffle operations

Also Published As

Publication number Publication date
JP2010525442A (ja) 2010-07-22
US8489825B2 (en) 2013-07-16
EP2147369B1 (de) 2011-09-07
EP2147369A1 (de) 2010-01-27
WO2008126041A1 (en) 2008-10-23
US20100211749A1 (en) 2010-08-19
JP5435241B2 (ja) 2014-03-05

Similar Documents

Publication Publication Date Title
ATE523840T1 (de) Verfahren zum speichern von daten, verfahren zum laden von daten und signalprozessor
TWI516935B (zh) 資料儲存裝置以及快閃記憶體控制方法
CN105009075B (zh) 具有水平置换的向量间接元素垂直寻址模式
JP2014050103A5 (de)
JP2013025793A5 (de)
WO2004042506A3 (en) Methods and apparatus for improved memory access
US20110154299A1 (en) Apparatus and method for executing instrumentation code
US20110119662A1 (en) Method for updating firmware of embedded system
WO2007072317A3 (en) Non-volatile memory with block erasable locations
ATE465453T1 (de) Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze
JP2003308169A5 (de)
JP2012119009A5 (ja) 選択演算を実行するプロセッサ
TW200510037A (en) Methods and apparatus for playing video sequences while loading game data
CN104035825B (zh) 跳转源列表处理方法、装置及编译器
JP2005332221A5 (de)
CN102609282A (zh) Nand闪存的固化代码的执行方法
US20130080690A1 (en) Method to emulate eeprom using flash memory
DE602005023206D1 (de) Programmierbare signalverarbeitungsschaltung und entschachtelungsverfahren
JP2008084453A5 (de)
CN108241559A (zh) 内存测试方法及装置
US20180096139A1 (en) Method and system for defense against return oriented programming (rop) based attacks
JP2019530091A5 (de)
JP6194221B2 (ja) 情報処理システム、情報処理装置、情報処理プログラム、およびセーブデータの記憶方法
SG137752A1 (en) Information processing apparatus, information processing method, and program
TWI898842B (zh) 隨機字串產生系統及隨機字串產生方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties