ATE334535T1 - EXCHANGE WITH VIRTUAL SHARED MEMORY - Google Patents
EXCHANGE WITH VIRTUAL SHARED MEMORYInfo
- Publication number
- ATE334535T1 ATE334535T1 AT01308479T AT01308479T ATE334535T1 AT E334535 T1 ATE334535 T1 AT E334535T1 AT 01308479 T AT01308479 T AT 01308479T AT 01308479 T AT01308479 T AT 01308479T AT E334535 T1 ATE334535 T1 AT E334535T1
- Authority
- AT
- Austria
- Prior art keywords
- switch
- exchange
- expansion
- shared memory
- virtual shared
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/29—Flow control; Congestion control using a combination of thresholds
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4633—Interconnection of networks using encapsulation techniques, e.g. tunneling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/32—Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/45—Arrangements for providing or supporting expansion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Transceivers (AREA)
- Switches That Are Operated By Magnetic Or Electric Fields (AREA)
- Switches With Compound Operations (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
A network of switches having a first switch having a first memory interface and a first expansion port. The network also has an expansion bus having a first expansion bus interface and a second expansion bus interface. The first expansion bus interface is connected to the first expansion port. A second switch has a second memory interface and a second expansion port. The second expansion port is connected to the second expansion bus interface, thereby connecting the first switch to the second switch, wherein the expansion bus allows the first switch to directly access the second memory interface through the second switch and the second switch to directly access the first memory interface through the first switch.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US23776400P | 2000-10-03 | 2000-10-03 | |
| US09/827,175 US7120155B2 (en) | 2000-10-03 | 2001-04-06 | Switch having virtual shared memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE334535T1 true ATE334535T1 (en) | 2006-08-15 |
Family
ID=26931018
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT01308479T ATE334535T1 (en) | 2000-10-03 | 2001-10-03 | EXCHANGE WITH VIRTUAL SHARED MEMORY |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7120155B2 (en) |
| AT (1) | ATE334535T1 (en) |
| DE (1) | DE60121727T2 (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE60103331T2 (en) * | 2000-07-05 | 2004-09-23 | Roke Manor Research Ltd., Romsey | Method of operating a packet reassembly buffer and network router |
| US7420977B2 (en) * | 2000-10-03 | 2008-09-02 | Broadcom Corporation | Method and apparatus of inter-chip bus shared by message passing and memory access |
| US7466668B2 (en) * | 2001-08-24 | 2008-12-16 | Hewlett-Packard Development Company, L.P. | Reduced pin-count system interface for gigabit ethernet physical layer devices |
| US20130318269A1 (en) | 2012-05-22 | 2013-11-28 | Xockets IP, LLC | Processing structured and unstructured data using offload processors |
| US20130318084A1 (en) | 2012-05-22 | 2013-11-28 | Xockets IP, LLC | Processing structured and unstructured data using offload processors |
| US9378161B1 (en) | 2013-01-17 | 2016-06-28 | Xockets, Inc. | Full bandwidth packet handling with server systems including offload processors |
| US9250954B2 (en) | 2013-01-17 | 2016-02-02 | Xockets, Inc. | Offload processor modules for connection to system memory, and corresponding methods and systems |
| WO2017209669A1 (en) * | 2016-06-02 | 2017-12-07 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and network node for handling sctp packets |
Family Cites Families (65)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4903259A (en) * | 1987-07-24 | 1990-02-20 | Nec Corporation | Time-division multiplex switching network |
| US4899334A (en) | 1987-10-19 | 1990-02-06 | Oki Electric Industry Co., Ltd. | Self-routing multistage switching network for fast packet switching system |
| EP0439507B1 (en) | 1988-10-20 | 1996-04-24 | CHUNG, David Siu Fu | Memory structure and method of utilization |
| US5253248A (en) | 1990-07-03 | 1993-10-12 | At&T Bell Laboratories | Congestion control for connectionless traffic in data networks via alternate routing |
| GB9023867D0 (en) | 1990-11-02 | 1990-12-12 | Mv Ltd | Improvements relating to a fault tolerant storage system |
| JPH04189023A (en) | 1990-11-22 | 1992-07-07 | Victor Co Of Japan Ltd | Pulse synchronizing circuit |
| JPH04214290A (en) | 1990-12-12 | 1992-08-05 | Mitsubishi Electric Corp | Semiconductor memory device |
| JPH05183828A (en) | 1991-12-27 | 1993-07-23 | Sony Corp | Electronics |
| DE69319757T2 (en) | 1992-01-10 | 1999-04-15 | Digital Equipment Corp | Method for connecting a line card to an address recognition unit |
| DE69324204T2 (en) | 1992-10-22 | 1999-12-23 | Cabletron Systems, Inc. | Searching for addresses during packet transmission using hashing and a content-addressed memory |
| US5390173A (en) | 1992-10-22 | 1995-02-14 | Digital Equipment Corporation | Packet format in hub for packet data communications system |
| US5696899A (en) | 1992-11-18 | 1997-12-09 | Canon Kabushiki Kaisha | Method and apparatus for adaptively determining the format of data packets carried on a local area network |
| US5473607A (en) | 1993-08-09 | 1995-12-05 | Grand Junction Networks, Inc. | Packet filtering for data networks |
| US5499295A (en) | 1993-08-31 | 1996-03-12 | Ericsson Inc. | Method and apparatus for feature authorization and software copy protection in RF communications devices |
| US5802287A (en) | 1993-10-20 | 1998-09-01 | Lsi Logic Corporation | Single chip universal protocol multi-function ATM network interface |
| US5887187A (en) | 1993-10-20 | 1999-03-23 | Lsi Logic Corporation | Single chip network adapter apparatus |
| US5579301A (en) | 1994-02-28 | 1996-11-26 | Micom Communications Corp. | System for, and method of, managing voice congestion in a network environment |
| US5459717A (en) | 1994-03-25 | 1995-10-17 | Sprint International Communications Corporation | Method and apparatus for routing messagers in an electronic messaging system |
| US5555398A (en) | 1994-04-15 | 1996-09-10 | Intel Corporation | Write back cache coherency module for systems with a write through cache supporting bus |
| FR2725573B1 (en) | 1994-10-11 | 1996-11-15 | Thomson Csf | METHOD AND DEVICE FOR CONTROLLING CONGESTION OF SPORADIC EXCHANGES OF DATA PACKETS IN A DIGITAL TRANSMISSION NETWORK |
| EP0719065A1 (en) | 1994-12-20 | 1996-06-26 | International Business Machines Corporation | Multipurpose packet switching node for a data communication network |
| US5790539A (en) | 1995-01-26 | 1998-08-04 | Chao; Hung-Hsiang Jonathan | ASIC chip for implementing a scaleable multicast ATM switch |
| US5644784A (en) | 1995-03-03 | 1997-07-01 | Intel Corporation | Linear list based DMA control structure |
| US5664116A (en) | 1995-07-07 | 1997-09-02 | Sun Microsystems, Inc. | Buffering of data for transmission in a computer communication system interface |
| GB2303274B (en) * | 1995-07-11 | 1999-09-08 | Fujitsu Ltd | Switching apparatus |
| JP3661235B2 (en) * | 1995-08-28 | 2005-06-15 | 株式会社日立製作所 | Shared memory system, parallel processor and memory LSI |
| US5684800A (en) | 1995-11-15 | 1997-11-04 | Cabletron Systems, Inc. | Method for establishing restricted broadcast groups in a switched network |
| US5781549A (en) | 1996-02-23 | 1998-07-14 | Allied Telesyn International Corp. | Method and apparatus for switching data packets in a data network |
| US5940596A (en) | 1996-03-25 | 1999-08-17 | I-Cube, Inc. | Clustered address caching system for a network switch |
| US5828653A (en) | 1996-04-26 | 1998-10-27 | Cascade Communications Corp. | Quality of service priority subclasses |
| US5748631A (en) | 1996-05-09 | 1998-05-05 | Maker Communications, Inc. | Asynchronous transfer mode cell processing system with multiple cell source multiplexing |
| US5787084A (en) | 1996-06-05 | 1998-07-28 | Compaq Computer Corporation | Multicast data communications switching system and associated method |
| US5802052A (en) | 1996-06-26 | 1998-09-01 | Level One Communication, Inc. | Scalable high performance switch element for a shared memory packet or ATM cell switch fabric |
| US5898687A (en) | 1996-07-24 | 1999-04-27 | Cisco Systems, Inc. | Arbitration mechanism for a multicast logic engine of a switching fabric circuit |
| GB9618132D0 (en) | 1996-08-30 | 1996-10-09 | Sgs Thomson Microelectronics | Improvements in or relating to an ATM switch |
| US5845081A (en) | 1996-09-03 | 1998-12-01 | Sun Microsystems, Inc. | Using objects to discover network information about a remote network having a different network protocol |
| US5831980A (en) | 1996-09-13 | 1998-11-03 | Lsi Logic Corporation | Shared memory fabric architecture for very high speed ATM switches |
| US5842038A (en) | 1996-10-10 | 1998-11-24 | Unisys Corporation | Optimized input/output memory access request system and method |
| JP3123447B2 (en) | 1996-11-13 | 2001-01-09 | 日本電気株式会社 | Switch control circuit of ATM exchange |
| EP0849917B1 (en) | 1996-12-20 | 2005-07-20 | International Business Machines Corporation | Switching system |
| US6233246B1 (en) | 1996-12-30 | 2001-05-15 | Compaq Computer Corporation | Network switch with statistics read accesses |
| DE19703833A1 (en) | 1997-02-01 | 1998-08-06 | Philips Patentverwaltung | Coupling device |
| US6452933B1 (en) | 1997-02-07 | 2002-09-17 | Lucent Technologies Inc. | Fair queuing system with adaptive bandwidth redistribution |
| US6175902B1 (en) | 1997-12-18 | 2001-01-16 | Advanced Micro Devices, Inc. | Method and apparatus for maintaining a time order by physical ordering in a memory |
| US6061351A (en) | 1997-02-14 | 2000-05-09 | Advanced Micro Devices, Inc. | Multicopy queue structure with searchable cache area |
| US5892922A (en) | 1997-02-28 | 1999-04-06 | 3Com Corporation | Virtual local area network memory access system |
| US6011795A (en) | 1997-03-20 | 2000-01-04 | Washington University | Method and apparatus for fast hierarchical address lookup using controlled expansion of prefixes |
| US5920566A (en) | 1997-06-30 | 1999-07-06 | Sun Microsystems, Inc. | Routing in a multi-layer distributed network element |
| US6014380A (en) | 1997-06-30 | 2000-01-11 | Sun Microsystems, Inc. | Mechanism for packet field replacement in a multi-layer distributed network element |
| US6094435A (en) | 1997-06-30 | 2000-07-25 | Sun Microsystems, Inc. | System and method for a quality of service in a multi-layer network element |
| US6115378A (en) | 1997-06-30 | 2000-09-05 | Sun Microsystems, Inc. | Multi-layer distributed network element |
| US6246680B1 (en) | 1997-06-30 | 2001-06-12 | Sun Microsystems, Inc. | Highly integrated multi-layer switch element architecture |
| US6088356A (en) | 1997-06-30 | 2000-07-11 | Sun Microsystems, Inc. | System and method for a multi-layer network element |
| US6021132A (en) | 1997-06-30 | 2000-02-01 | Sun Microsystems, Inc. | Shared memory management in a switched network element |
| US6119196A (en) | 1997-06-30 | 2000-09-12 | Sun Microsystems, Inc. | System having multiple arbitrating levels for arbitrating access to a shared memory by network ports operating at different data rates |
| US6016310A (en) | 1997-06-30 | 2000-01-18 | Sun Microsystems, Inc. | Trunking support in a high performance network device |
| US5909686A (en) | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
| US5918074A (en) | 1997-07-25 | 1999-06-29 | Neonet Llc | System architecture for and method of dual path data processing and management of packets and/or cells and the like |
| US6041053A (en) | 1997-09-18 | 2000-03-21 | Microsfot Corporation | Technique for efficiently classifying packets using a trie-indexed hierarchy forest that accommodates wildcards |
| JP2959539B2 (en) | 1997-10-01 | 1999-10-06 | 日本電気株式会社 | Buffer control method and device |
| US6185185B1 (en) | 1997-11-21 | 2001-02-06 | International Business Machines Corporation | Methods, systems and computer program products for suppressing multiple destination traffic in a computer network |
| GB2337905B (en) | 1998-05-28 | 2003-02-12 | 3Com Technologies Ltd | Buffer management in network devices |
| US6724769B1 (en) * | 1999-09-23 | 2004-04-20 | Advanced Micro Devices, Inc. | Apparatus and method for simultaneously accessing multiple network switch buffers for storage of data units of data frames |
| US6741589B1 (en) * | 2000-01-24 | 2004-05-25 | Advanced Micro Devices, Inc. | Apparatus and method for storing data segments in a multiple network switch system using a memory pool |
| US6760341B1 (en) * | 2000-02-24 | 2004-07-06 | Advanced Micro Devices, Inc. | Segmention of buffer memories for shared frame data storage among multiple network switch modules |
-
2001
- 2001-04-06 US US09/827,175 patent/US7120155B2/en not_active Expired - Fee Related
- 2001-10-03 DE DE60121727T patent/DE60121727T2/en not_active Expired - Lifetime
- 2001-10-03 AT AT01308479T patent/ATE334535T1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| US20020181450A1 (en) | 2002-12-05 |
| DE60121727D1 (en) | 2006-09-07 |
| DE60121727T2 (en) | 2007-08-23 |
| US7120155B2 (en) | 2006-10-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60010328D1 (en) | MIRRORING IN A NETWORK SWITCHING STACK ARRANGEMENT | |
| DE60108927D1 (en) | Computer systems, in particular virtual private networks | |
| WO2001095113A3 (en) | Fabric cache | |
| AU4848799A (en) | High performance self balancing low cost network switching architecture based ondistributed hierarchical shared memory | |
| DE60039570D1 (en) | High performance tactile panel in low temperature environments | |
| JP2004523879A5 (en) | ||
| CA2386576A1 (en) | Information system with detachable information module | |
| DE69935306D1 (en) | Distributed Switching Exchange Connection | |
| ATE343886T1 (en) | NETWORK BROKERAGE | |
| IL125135A0 (en) | Improved dram architecture | |
| DE60033295D1 (en) | SCALABLE INTERCONNECTION SWITCHING | |
| ATE205967T1 (en) | CONNECTION, DISCONNECTION OR SWITCHING BLOCK | |
| ATE334535T1 (en) | EXCHANGE WITH VIRTUAL SHARED MEMORY | |
| BR9902146A (en) | ATM switching module and method for expanding a communications network. | |
| ATE303035T1 (en) | FAIL-SAFE NETWORK SWITCH | |
| CN205792687U (en) | A kind of intelligent exchange | |
| WO2001016737A3 (en) | Cache-coherent shared-memory cluster | |
| WO2002017545A3 (en) | System and method of nxsts-1 bandwidth sharing and ring protection | |
| ATE534080T1 (en) | MEMORY ACCESSING TREE-TYPE DATA PROCESSING SYSTEM | |
| ES2094103A1 (en) | Cooling garment | |
| ATE315804T1 (en) | ENDIAN TRANSFORMATION | |
| EP1248415A3 (en) | Switch having virtual shared memory | |
| AU2003237005A1 (en) | Integrated circuit having building blocks | |
| CN221010157U (en) | Ethernet switch device with power output function | |
| DE60037424D1 (en) | United table for L2, L3, L4 switching and filtering |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |