[go: up one dir, main page]

ATE382940T1 - Direktzugriffspeicheranordnungen mit einem diodenpuffer - Google Patents

Direktzugriffspeicheranordnungen mit einem diodenpuffer

Info

Publication number
ATE382940T1
ATE382940T1 AT02760452T AT02760452T ATE382940T1 AT E382940 T1 ATE382940 T1 AT E382940T1 AT 02760452 T AT02760452 T AT 02760452T AT 02760452 T AT02760452 T AT 02760452T AT E382940 T1 ATE382940 T1 AT E382940T1
Authority
AT
Austria
Prior art keywords
access memory
select
lines
random access
memory arrangements
Prior art date
Application number
AT02760452T
Other languages
German (de)
English (en)
Inventor
Nikola Stojanov
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE382940T1 publication Critical patent/ATE382940T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Pens And Brushes (AREA)
  • Mechanical Pencils And Projecting And Retracting Systems Therefor, And Multi-System Writing Instruments (AREA)
  • Burglar Alarm Systems (AREA)
AT02760452T 2001-08-08 2002-08-07 Direktzugriffspeicheranordnungen mit einem diodenpuffer ATE382940T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01119102 2001-08-08

Publications (1)

Publication Number Publication Date
ATE382940T1 true ATE382940T1 (de) 2008-01-15

Family

ID=8178270

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02760452T ATE382940T1 (de) 2001-08-08 2002-08-07 Direktzugriffspeicheranordnungen mit einem diodenpuffer

Country Status (8)

Country Link
US (1) US6947337B2 (fr)
EP (1) EP1417686B1 (fr)
JP (1) JP4570359B2 (fr)
CN (1) CN100414645C (fr)
AT (1) ATE382940T1 (fr)
DE (1) DE60224406T2 (fr)
TW (1) TW586116B (fr)
WO (1) WO2003015101A2 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI326876B (en) * 2007-03-26 2010-07-01 Via Tech Inc Memory access circuit
US8880778B2 (en) 2010-05-13 2014-11-04 Micron Technology, Inc. Memory buffer having accessible information after a program-fail
CN103138248B (zh) * 2011-12-02 2016-02-24 赛普拉斯半导体公司 用于从负载电容电路释放电压的系统和方法
CN103106916B (zh) * 2012-12-21 2016-09-28 上海华虹宏力半导体制造有限公司 存储器及其读取电路、一种比较电路
CN103077740A (zh) * 2012-12-27 2013-05-01 北京大学 带补偿电路的电流模式灵敏放大器及使用方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6059589A (ja) * 1983-09-12 1985-04-05 Toshiba Corp 半導体メモリ装置
JPS6080195A (ja) 1983-10-07 1985-05-08 Fujitsu Ltd 半導体記憶装置
US4879690A (en) * 1987-09-07 1989-11-07 Mitsubishi Denki Kabushiki Kaisha Static random access memory with reduced soft error rate
US4954731A (en) * 1989-04-26 1990-09-04 International Business Machines Corporation Wordline voltage boosting circuits for complementary MOSFET dynamic memories
JPH03125397A (ja) * 1989-10-11 1991-05-28 Kawasaki Steel Corp 論理定義用メモリ
JPH04205992A (ja) * 1990-11-30 1992-07-28 Mitsubishi Electric Corp 入力バッファ回路，入出力バッファ回路及び携帯形半導体記憶装置
JPH06223577A (ja) * 1993-01-26 1994-08-12 Hitachi Ltd Ｓｒａｍ
US5729493A (en) * 1996-08-23 1998-03-17 Motorola Inc. Memory suitable for operation at low power supply voltages and sense amplifier therefor
TW484117B (en) * 1999-11-08 2002-04-21 Semiconductor Energy Lab Electronic device
US6756826B1 (en) * 2003-06-12 2004-06-29 Fairchild Semiconductor Corporation Method of reducing the propagation delay and process and temperature effects on a buffer

Also Published As

Publication number Publication date
EP1417686A2 (fr) 2004-05-12
JP2004538596A (ja) 2004-12-24
TW586116B (en) 2004-05-01
CN1539147A (zh) 2004-10-20
DE60224406T2 (de) 2008-12-24
US20040240287A1 (en) 2004-12-02
DE60224406D1 (de) 2008-02-14
US6947337B2 (en) 2005-09-20
WO2003015101A2 (fr) 2003-02-20
EP1417686B1 (fr) 2008-01-02
WO2003015101A3 (fr) 2003-12-24
CN100414645C (zh) 2008-08-27
JP4570359B2 (ja) 2010-10-27

Similar Documents

Publication Publication Date Title
US8724417B2 (en) Semiconductor system and device, and method for controlling refresh operation of stacked chips
EP1158532A3 (fr) Dispositif de mémoire à semi-conducteur
KR900015159A (ko) 개량된 워드선 제어를 가지는 다이나믹 랜덤 억세스 메모리
WO2003100786A8 (fr) Lecture serie de la sortie de matrices de cellules multiniveaux
TW200509131A (en) Semiconductor memory device
TW200509142A (en) Semiconductor memory device using VSS or VDD bit line precharge approach without reference cell
ATE382940T1 (de) Direktzugriffspeicheranordnungen mit einem diodenpuffer
KR970063263A (ko) 감지동작과 래치동작을 제어하는 어드레스 천이 검출회로를 포함한 반도체 메모리
KR970063252A (ko) 다층 메모리 셀 어레이를 갖는 반도체 메모리 장치
KR880009373A (ko) 반도체 기억장치
SG131754A1 (en) Semiconductor storage device and information apparatus
US11270751B2 (en) Pseudo static random access memory and method for writing data thereof
EP0646926B1 (fr) Circuit de désactivation d'un circuit de détection de transition de flanc pour changer des caractéristiques d'opération d'un dispositif de mémoire
TW332926B (en) Multi-bank memory device
EP1278198A3 (fr) Dispositif de mémoire à semiconducteurs
TW200502979A (en) Semiconductor memory device
KR970071793A (ko) 멀티레벨 스토리지 반도체 장치
US5034924A (en) Static random access memory device with pull-down control circuit
KR980005005A (ko) 반도체 메모리 장치의 엑스 디코더 회로
EP0178914A2 (fr) Dispositif de mémoire semi-conductrice
KR850008238A (ko) 반도체 기억장치
KR980005037A (ko) 반도체 메모리 장치의 병렬비트 테스트 회로 및 그 방법
KR910008722A (ko) Sram의 워드라인 드라이버
KR950700592A (ko) 한 비트를 래칭하기 위한 회로와 이를 어드레스 래치로 이용하는 방법(circuit for the buffer storage of a bit, and use of the circuit as an address buffer store)
KR970051212A (ko) 메모리의 센스 앰프 구동 제어 회로

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties