[go: up one dir, main page]

Perez-Puigdemont et al., 2014 - Google Patents

All-digital simple clock synthesis through a glitch-free variable-length ring oscillator

Perez-Puigdemont et al., 2014

Document ID
3808833149379166593
Author
Perez-Puigdemont J
Moll F
Calomarde A
Publication year
Publication venue
IEEE Transactions on Circuits and Systems II: Express Briefs

External Links

Snippet

This brief presents a simple all-digital variable-length ring oscillator (VLRO) design that is capable of synchronously changing the output frequency while keeping a signal free of glitches or spurious oscillations at the frequency transitions. The correct operation of the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
US5428317A (en) Phase locked loop with low power feedback path and method of operation
US10033362B1 (en) PVTM-based wide voltage range clock stretching circuit
US5463353A (en) Resistorless VCO including current source and sink controlling a current controlled oscillator
Shin et al. A 7 ps jitter 0.053 mm $^{2} $ fast lock all-digital DLL with a wide range and high resolution DCC
Yu et al. A low-power DCO using interlaced hysteresis delay cells
US11962313B2 (en) Adaptive DCO VF curve slope control
KR20170052449A (en) Device and method for adjusting duty cycle in clock signals
KR20080082679A (en) Ring Oscillator for Determining Select-to-Output Delays of Multiplexers
Kim et al. Delay monitoring system with multiple generic monitors for wide voltage range operation
Perez-Puigdemont et al. All-digital simple clock synthesis through a glitch-free variable-length ring oscillator
Ryu et al. High-speed, low-power, and highly reliable frequency multiplier for DLL-based clock generator
Anirvinnan et al. Low power AVLS-TSPC based 2/3 pre-scaler
Jee et al. Digitally controlled leakage-based oscillator and fast relocking MDLL for ultra low power sensor platform
Batchu et al. Analysis of low power and high speed phase frequency detectors for phase locked loop design
Chattopadhyay et al. Flexible and reconfigurable mismatch-tolerant serial clock distribution networks
Gorji et al. A process-independent and highly linear DCO for crowded heterogeneous IoT devices in 65-nm CMOS
Kasilingam et al. Design of a high‐performance advanced phase locked loop with high stability external loop filter
US9319037B2 (en) Self-adjusting clock doubler and integrated circuit clock distribution system using same
Kim et al. PVT variation tolerant current source with on-chip digital self-calibration
Zhang et al. Robust and low-power digitally programmable delay element designs employing neuron-MOS mechanism
Bhowmik et al. Clock jitter reduction and flat frequency generation in PLL using autogenerated control feedback
Jayaram et al. A 10-MHz CMOS-based ring oscillator with low power consumption for on-chip IC applications
Niitsu et al. Design and theoretical analysis of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges
Galayko et al. Synchronized interconnected adplls for distributed clock generation in 65 nm cmos technology
A Belorkar Design of low power phase locked loop (PLL) using 45nm VLSI Technology