[go: up one dir, main page]

Ghosh et al., 2017 - Google Patents

A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC

Ghosh et al., 2017

Document ID
3350383028739483628
Author
Ghosh P
Ghosh J
Publication year
Publication venue
International Symposium on VLSI Design and Test

External Links

Snippet

In SoC design, isolation cells are used between different power domains to prevent the floating outputs/inputs of the power gated blocks from affecting the operations of the active circuits. At present, the low power SoCs use millions of isolation cells to implement different …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3287—Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
US9703313B2 (en) Peripheral clock management
Dobberpuhl et al. A 200-MHz 64-b dual-issue CMOS microprocessor
US7181188B2 (en) Method and apparatus for entering a low power mode
Horowitz et al. MIPS-X: A 20-MIPS peak, 32-bit microprocessor with on-chip cache
US8533648B2 (en) Automatic clock-gating propagation technique
US9164570B2 (en) Dynamic re-configuration for low power in a data processor
Koike et al. A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop
Verma et al. Analysis of low power consumption techniques on FPGA for wireless devices
Kahng et al. Active-mode leakage reduction with data-retained power gating
Gordon-Ross et al. A one-cycle FIFO buffer for memory management units in manycore systems
US7492793B2 (en) Method for controlling asynchronous clock domains to perform synchronous operations
Jain et al. Processor energy–performance range extension beyond voltage scaling via drop-in methodologies
Ghosh et al. A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC
Bharadwaja et al. Advanced low power RISC processor design using MIPS instruction set
Ahmed et al. Optimization of cloning in clock gating cells for high-performance clock networks
Xia et al. Design of high-performance asynchronous pipeline using synchronizing logic gates
Poppen Low power design guide
US10270433B1 (en) Master-slave clock generation circuit
Brennan et al. Low power methodology and design techniques for processor design
Srivastva et al. Design of 32 bit Asynchronous RISC CPU Using Micropipeline
Sharmaa Implementation of an RTL synthesizable asynchronous FIFO for conveying data by avoiding actual data movement via FIFO
Tseng Energy-efficient register file design
TAKAHASHI et al. A 100 MIPS high speed and low power digital signal processor
Dwivedi et al. Power mitigation in high-performance 32-bit MIPS-based CPU on Xilinx FPGAs
Kumar et al. Low power implementation of risc-v processor