[go: up one dir, main page]

Zein et al., 2012 - Google Patents

Layout stress and proximity aware analog design methodology

Zein et al., 2012

Document ID
2527402761240231687
Author
Zein A
Tarek A
Bahr M
Dessouky M
Eissa H
Ramadan A
Tosson A
Publication year
Publication venue
2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)

External Links

Snippet

This paper presents a new methodology for analog circuits design which takes into account layout dependent effects and layout interdependencies between devices. Analog Devices' performance is impacted by other layout features located in near context. These layout …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
KR101832116B1 (en) Reuse of extracted layout-dependent effects for circuit design using circuit stencils
US8275584B2 (en) Unified model for process variations in integrated circuits
CN100468421C (en) A Method for Establishing Models Based on IC Process Performance Variations
US20120123745A1 (en) Adaptive Content-aware Aging Simulations
US20150213190A1 (en) Method and Apparatus for Modeling Multi-terminal MOS Device for LVS and PDK
Badaroglu et al. Evolution of substrate noise generation mechanisms with CMOS technology scaling
US8196088B2 (en) Method and structure for screening NFET-to-PFET device performance offsets within a CMOS process
Martins et al. On the exploration of design tradeoffs in analog IC placement with layout-dependent effects
Wang et al. Impact of STI on statistical variability and reliability of decananometer MOSFETs
Zein et al. Layout stress and proximity aware analog design methodology
Moezi et al. Impact of statistical parameter set selection on the statistical compact model accuracy: BSIM4 and PSP case study
Eissa et al. Parametric dfm solution for analog circuits: electrical-driven hotspot detection, analysis, and correction flow
Elshawy et al. Incremental layout-aware analog design methodology
Pramanik et al. Process induced layout variability for sub 90nm technologies
Velarde-González Integration of transistor aging models across different eda environments
Shintani et al. A Bayesian-based process parameter estimation using IDDQ current signature
JP2004319828A (en) Circuit simulation method and semiconductor integrated circuit device
Abou-Auf et al. Worst-case test vectors for logic faults induced by total dose in ASICs using CMOS processes exhibiting field-oxide leakage
Krasikov et al. End-to-end statistical process/device/circuit/system design
Wang et al. Analysis, quantification, and mitigation of electrical variability due to layout dependent effects in SOC designs
Eissa Physical aware design methodology for analog & mixed signal integrated circuits
Strang CAD Tools and Design Kits
US10776545B2 (en) Method of determing a worst case in timing analysis
CN115600536A (en) Modeling method of MOS transistor mismatch model
Bendix Spice model quality: process development viewpoint