Gong et al., 2023 - Google Patents
Synthesis and characteristics of transferrable single‐crystalline AlN nanomembranesGong et al., 2023
View HTML- Document ID
- 1779932330293362982
- Author
- Gong J
- Zhou J
- Wang P
- Kim T
- Lu K
- Min S
- Singh R
- Sheikhi M
- Abbasi H
- Vincent D
- Wang D
- Campbell N
- Grotjohn T
- Rzchowski M
- Kim J
- Yu E
- Mi Z
- Ma Z
- Publication year
- Publication venue
- Advanced Electronic Materials
External Links
Snippet
Single‐crystalline inorganic semiconductor nanomembranes (NMs) have attracted great attention over the last decade, which poses great advantages to complex device integration. Applications in heterogeneous electronics and flexible electronics have been demonstrated …
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Gong et al. | Synthesis and characteristics of transferrable single‐crystalline AlN nanomembranes | |
| Kim et al. | Remote epitaxy | |
| Kim et al. | Graphene nanopattern as a universal epitaxy platform for single-crystal membrane production and defect reduction | |
| Chen et al. | Improved epitaxy of AlN film for deep‐ultraviolet light‐emitting diodes enabled by graphene | |
| He et al. | Molecular beam epitaxy scalable growth of wafer‐scale continuous semiconducting monolayer MoTe2 on inert amorphous dielectrics | |
| Kim et al. | Remote epitaxy through graphene enables two-dimensional material-based layer transfer | |
| Lee et al. | Non‐destructive wafer recycling for low‐cost thin‐film flexible optoelectronics | |
| US8445386B2 (en) | Smoothing method for semiconductor material and wafers produced by same | |
| US8647957B2 (en) | Method for making semi-conductor nanocrystals | |
| ElAfandy et al. | Exfoliation of Threading Dislocation‐Free, Single‐Crystalline, Ultrathin Gallium Nitride Nanomembranes | |
| Hammadi et al. | Electrical and spectral characterization of CdS/Si heterojunction prepared by plasma-induced bonding | |
| Xu et al. | Enhanced Quality of Wafer‐Scale MoS2 Films by a Capping Layer Annealing Process | |
| JP6511516B2 (en) | Method of manufacturing germanium on insulator substrate | |
| CN101273438A (en) | Manufacturing method of thin film element | |
| Song et al. | Transfer‐enabled fabrication of graphene wrinkle arrays for epitaxial growth of AlN films | |
| Liu et al. | Determination of the preferred epitaxy for III-nitride semiconductors on wet-transferred graphene | |
| Zou et al. | Horizontally Self‐Standing Growth of Bi2O2Se Achieving Optimal Optoelectric Properties | |
| Zhang et al. | Silicon-on-insulator with hybrid orientations for heterogeneous integration of GaN on Si (100) substrate | |
| An et al. | Uniform, Fully Connected, High‐Quality Monocrystalline Freestanding Perovskite Oxide Films Fabricated from Recyclable Substrates | |
| Barbagini et al. | Critical aspects of substrate nanopatterning for the ordered growth of GaN nanocolumns | |
| US9218965B2 (en) | GaN epitaxial growth method | |
| Hasan et al. | Influences of Native Oxide on the Properties of Ultrathin Al2O3‐Interfaced Si/GaAs Heterojunctions | |
| Zhu et al. | Fabrication of high-quality and strain-relaxed GeSn microdisks by integrating selective epitaxial growth and selective wet etching methods | |
| Souriau et al. | High Ge content SGOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge | |
| US20180330982A1 (en) | Method of manufacturing a hybrid substrate |