[go: up one dir, main page]

CHEN et al., 1991 - Google Patents

A shared buffer memory switch with maximum queue and minimum allocation

CHEN et al., 1991

Document ID
17586186091666167709
Author
CHEN X
HAYES J
Publication year
Publication venue
Engineering Inst. of Canada, Canadian Conference on Electrical and Computer Engineering, Volumes 1 and 2 4 p(SEE N 94-22101 05-33)

External Links

Continue reading at scholar.google.com (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services or operations
    • H04L49/201—Multicast or broadcast
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/104—ATM switching fabrics
    • H04L49/105—ATM switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/103—Switching fabric construction using shared central buffer, shared memory, e.g. time switching

Similar Documents

Publication Publication Date Title
US4965788A (en) Self-routing switch element for an asynchronous time switch
Davie The architecture and implementation of a high-speed host interface
Davie A host-network interface architecture for ATM
US6625121B1 (en) Dynamically delisting and relisting multicast destinations in a network switching node
Sivaram et al. HIPIQS: A high-performance switch architecture using input queuing
WO1997013377A3 (en) Asynchronous transfer mode switch
CA2022801A1 (en) Switching network and switching-network module for an atm system
WO2003024033A1 (en) Shared memory data switching
CA2224606A1 (en) A distributed buffering system for atm switches
US5285444A (en) Multi-stage link switch
Ni et al. Circular buffered switch design with wormhole routing and virtual channels
Kumar et al. On multicast support for shared-memory-based ATM switch architecture
Sarkies The bypass queue in fast packet switching
SE9300484D0 (en) SET FOR HANDLING OF REDUNDANT SELECTOR PLAN PAKE TWO PERSONS AND SELECTORS BEFORE PERFORMING THE SET
Doi et al. A high-speed ATM switch with input and cross-point buffers
CHEN et al. A shared buffer memory switch with maximum queue and minimum allocation
Oie et al. Survey of the performance of nonblocking switches with FIFO input buffers
US8432927B2 (en) Scalable two-stage virtual output queuing switch and method of operation
Dickey et al. ‘A VLSI Combining Network for the NYU Ultracomputer
US6636507B1 (en) Frame data exchanging method and apparatus
CA2152637A1 (en) Network for Transferring Consecutive Packets Between Processor and Memory with a Reduced Blocking Time
Konstantinidou Segment router: a novel router design for parallel computers
Sharma et al. An efficient implementation of bypass queue under bursty traffic
Adam et al. Experience with the vunet: A network architecture for a distributed multimedia system
Kim Multichannel ATM switch with preserved packet sequence