Frenkil, 1997 - Google Patents
Issues and directions in low power design tools: an industrial perspectiveFrenkil, 1997
View PDF- Document ID
- 1713010206606653595
- Author
- Frenkil J
- Publication year
- Publication venue
- Proceedings of the 1997 international symposium on Low power electronics and design
External Links
Snippet
Designing for low power has become increasingly important in a wide variety of applications, ranging from wireless communications where battery life is the critical factor to high performance computing where reliability and cooling issues have become first order …
- 238000001816 cooling 0 abstract description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/04—CAD in a network environment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/86—Hardware-Software co-design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/80—Thermal analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q30/00—Commerce, e.g. shopping or e-commerce
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5838947A (en) | Modeling, characterization and simulation of integrated circuit power behavior | |
| Landman | High-level power estimation | |
| US6397170B1 (en) | Simulation based power optimization | |
| US7134100B2 (en) | Method and apparatus for efficient register-transfer level (RTL) power estimation | |
| Sirichotiyakul et al. | Duet: An accurate leakage estimation and optimization tool for dual-V/sub t/circuits | |
| Singh et al. | Power conscious CAD tools and methodologies: A perspective | |
| US6212665B1 (en) | Efficient power analysis method for logic cells with many output switchings | |
| CN102314525B (en) | Low-power-consumption circuit design optimization method | |
| Fornaciari et al. | Power estimation of embedded systems: A hardware/software codesign approach | |
| Chakraborty et al. | Dynamic thermal clock skew compensation using tunable delay buffers | |
| Frenkil | Tools and methodologies for low power design | |
| Bogiolo et al. | Power estimation of cell-based CMOS circuits | |
| Acar et al. | Leakage and leakage sensitivity computation for combinational circuits | |
| Gao et al. | Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages | |
| Golanbari et al. | Selective flip-flop optimization for reliable digital circuit design | |
| Macko et al. | Simplifying low-power SoC top-down design using the system-level abstraction and the increased automation | |
| Frenkil | Issues and directions in low power design tools: an industrial perspective | |
| Lee et al. | Web-based energy exploration tool for embedded systems | |
| Nesset | Rtl power estimation flow and its use in power optimization | |
| Timár et al. | Electro-thermal co-simulation of ICs with runtime back-annotation capability | |
| Coudert et al. | What is the state of the art in commercial EDA tools for low power? | |
| Shah | Power grid analysis in VLSI designs | |
| Sharma et al. | Real-time automated register abstraction active power-aware electronic system level verification framework | |
| Guntupalli | A verilog-based simulation methodology for estimating power and area | |
| Agrawal et al. | A Scalable Modeling Technique to Estimate Dynamic Thermal Design Power of Datapath Intensive Designs |