Shen, 2000 - Google Patents
Sponge paint--a procedural layout library in JavaShen, 2000
View PDF- Document ID
- 16714319671833879056
- Author
- Shen G
- Publication year
External Links
Snippet
Abstract We have developed Sponge Paint, a Java library of tools that allow the user to layout microchip designs by writing Java programs. We chose to use a general purpose language because it is non-proprietary and makes it easy to integrate Sponge Paint into …
- 239000003973 paint 0 abstract description 154
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
- G06F8/34—Graphical or visual programming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
- G06F8/36—Software reuse
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/74—Symbolic schematics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/20—Software design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1187042B1 (en) | A method of designing FPGAs for dynamically reconfigurable computing | |
| US6457164B1 (en) | Hetergeneous method for determining module placement in FPGAs | |
| US6292925B1 (en) | Context-sensitive self implementing modules | |
| US6260182B1 (en) | Method for specifying routing in a logic module by direct module communication | |
| Hauck et al. | Reconfigurable computing: the theory and practice of FPGA-based computation | |
| US6216258B1 (en) | FPGA modules parameterized by expressions | |
| CN1254757C (en) | A Method for Realizing the Structure Design of Dynamic Reconfigurable Logic Circuits | |
| US7146583B1 (en) | Method and system for implementing a circuit design in a tree representation | |
| US6510546B1 (en) | Method and apparatus for pre-routing dynamic run-time reconfigurable logic cores | |
| US8296690B1 (en) | Method and arrangement providing for implementation granularity using implementation sets | |
| Gehring et al. | The trianus system and its application to custom computing | |
| US7509246B1 (en) | System level simulation models for hardware modules | |
| Shen | Sponge paint--a procedural layout library in Java | |
| Diessel et al. | Hardware compiler realising concurrent processes in reconfigurable logic | |
| Bajaj | Exploiting DSP block capabilities in FPGA high level design flows | |
| Quadri | MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs | |
| Krifa et al. | Exploring the self reconfiguration of FPGA: design flow, architecture and performance | |
| Barth et al. | A structural representation for VLSI design | |
| Work | Algorithms and software tools for mapping arbitrarily connected tasks onto an asynchronous array of simple processors | |
| Ma | Incremental design techniques with non-preemptive refinement for million-gate FPGAs | |
| Ludwig | Fast hardware synthesis tools and a reconfigurable coprocessor | |
| Chowdhary et al. | A methodology for synthesis of data path circuits | |
| Khalid | Facilitating Floorplan-Based Design for Heterogeneous FPGAs | |
| Netto et al. | Ophidian: An open-source library for physical design research and teaching | |
| Wang | Automatic compilation of field programmable custom compute accelerators |