[go: up one dir, main page]

Hegde et al., 2017 - Google Patents

An efficient hybrid integer coefficient-DCT architecture using quantization module for HEVC standard

Hegde et al., 2017

Document ID
16413399866547371138
Author
Hegde G
Akhil P
Publication year
Publication venue
2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)

External Links

Snippet

This work gives an efficient integer coefficient based discrete cosine transform (I-DCT) module architecture of different sizes that can be incorporated in favor of high efficiency video coding (HEVC) benchmark. This formation is optimized in terms of power and area. It …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding, overflow
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding

Similar Documents

Publication Publication Date Title
Edirisuriya et al. A multiplication-free digital architecture for 16× 16 2-D DCT/DST transform for HEVC
Kammoun et al. Hardware acceleration of approximate transform module for the versatile video coding standard
Darji et al. High-performance multiplierless DCT architecture for HEVC
Mukherjee et al. Hardware efficient architecture for 2D DCT and IDCT using Taylor-series expansion of trigonometric functions
Hegde et al. An efficient hybrid integer coefficient-DCT architecture using quantization module for HEVC standard
Shirakol et al. An Improved VLSI Architectural Design of Discrete Cosine Transform Based on the Loeffler-DCT Algorithm.
Deepsita et al. Energy efficient and multiplierless approximate integer DCT implementation for HEVC
De Silva et al. Exploring the Implementation of JPEG Compression on FPGA
WO2020060832A1 (en) Fast implementation of odd one dimensional transforms
Abdelrasoul et al. Real‐time unified architecture for forward/inverse discrete cosine transform in high efficiency video coding
Abdelrasoul et al. Scalable integer DCT architecture for HEVC encoder
Shen et al. Pipelined implementation of AI-based Loeffler DCT
Jeevan et al. FPGA implementation of secure image compression with 2D-DCT using Verilog HDL
Paim et al. Pruning and approximation of coefficients for power-efficient 2-D Discrete Tchebichef Transform
Silveira et al. Multiple transform selection hardware design for 4k@ 60fps real-time versatile video coding
Senthilkumar et al. Power Reduction in DCT Implementation using Comparative Input Method
Dhakar et al. A novel parallel architecture of lifting based 2D-discrete wavelet transform
Nguyen et al. Designing and Implementing a 2D Integer DCT Hardware Accelerator Fully Compatible with Versatile Video Coding
US20240152327A1 (en) Computing circuit, computing method, and decoder
Doğan et al. A low area fully pipelined implementation of jpeg on fpga
Revathi et al. Efficient diagonal data mapping for large size 2D DCT/IDCT using single port SRAM based transpose memory
Wankhade et al. Implementation of Truncated Multiplier for FIR Filter based on FPGA
Gore et al. Implementation of Image Compression algorithm on FPGA
Yagain et al. High Speed ASIC Design of DCT for Image Compression
Zhang et al. A stochastic computation based integer DCT implementation in HEVC