[go: up one dir, main page]

Yan et al., 2016 - Google Patents

Facile fabrication of wafer-scale, micro-spacing and high-aspect-ratio silicon microwire arrays

Yan et al., 2016

Document ID
1500710801426684187
Author
Yan J
Wu S
Zhai X
Gao X
Li X
Publication year
Publication venue
Rsc Advances

External Links

Snippet

One dimensional micro-/nanostructures of semiconductors are attracting increasing attention due to their large specific surface area, their high aspect ratio and their unique physical/chemical properties. However, fabrication of large-area, micro-spacing and high …
Continue reading at pubs.rsc.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GASES [GHG] EMISSION, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/54—Material technologies
    • Y02E10/549—Material technologies organic PV cells
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
Huang et al. Metal‐assisted chemical etching of silicon: a review: in memory of Prof. Ulrich Gösele
TWI472477B (en) 矽 nano structure and its manufacturing method and application
Srivastava et al. Large area fabrication of vertical silicon nanowire arrays by silver-assisted single-step chemical etching and their formation kinetics
Qu et al. Porous silicon nanowires
Li Metal assisted chemical etching for high aspect ratio nanostructures: A review of characteristics and applications in photovoltaics
JP2011523902A (en) Process for manufacturing nanowire arrays
CN105789042B (en) Preparation process of silicon micron wire array
WO2010027962A2 (en) Method of forming a nanoscale three-demensional pattern in a porous semiconductor
Santos et al. Electrochemical etching methods for producing porous silicon
Yan et al. Facile fabrication of wafer-scale, micro-spacing and high-aspect-ratio silicon microwire arrays
Leng et al. Progress in metal-assisted chemical etching of silicon nanostructures
CN102301479B (en) Nanowires On Substrate Surfaces, Method For Producing Same And Use Thereof
CN102918651A (en) Photoelectric converter element and method of manufacturing same
JP5698684B2 (en) Semiconductor device manufacturing method, semiconductor device manufacturing apparatus, semiconductor device, and transfer member
EP1999302B1 (en) Method for electrochemically structuring a conductuve or semiconductor material, and device for implementing it
Kim et al. Solvent-induced formation of unidirectionally curved and tilted Si nanowires during metal-assisted chemical etching
US9722108B2 (en) Photodetector with plasmonic structure and method for fabricating the same
Wu et al. Automatic release of silicon nanowire arrays with a high integrity for flexible electronic devices
Jung et al. A review of the mechanism and optimization of metal-assisted chemical etching and applications in semiconductors
Choi et al. Optimization of metal-assisted chemical etching process in fabrication of p-type silicon wire arrays
Yoon et al. Facile and clean release of vertical Si nanowires by wet chemical etching based on alkali hydroxides
US8945794B2 (en) Process for forming silver films on silicon
CN106521635A (en) All-solution preparation method of nanoscale pyramid suede on silicon surface
Asoh et al. Pt–Pd-embedded silicon microwell arrays
Hildreth et al. Nano-metal-Assisted Chemical Etching for Fabricating Semiconductor and Optoelectronic Devices